

義隆電子股份有限公司

ELAN MICROELECTRONICS CORP.

EM78806C

8-bit MCU

10/07//2004

Version 2.0

ELAN MICROELECTRONICS CORP.

No. 12, Innovation 1st RD., Science-Based Industrial Park Hsin Chu City, Taiwan, R.O.C.

TEL: (03) 5639977

FAX: (03)5782037(SL) 5780617 (SA2)



義隆電子股份有限公司

ELAN MICROELECTRONICS CORP.

Version History

Specification	Revision History							
Version	Version Content							
1.0	Initial version	2003/05/12						
1.1	1.Correct register IOCE PAGE1 bit3 and bit 7 definition errors: Clock source is changed from "Main clock": to "Instruction clock" 2.Clearify IOC6 PAGE1 register description 3.Correct reset value of registers	2003/05/15						
1.2	1.Change program ROM from 12kx13 to 16kx13 2.Reformat spec structure	2003/07/17						
1.3	Change voice ROM size from 48kx5 to 40kx5	2003/08/25						
1.4	Change pull-high current spec max. from 15uA to 20uA	2003/12/15						
1.5	Revise error block of Fig.3	2004/06/15						
1.6	Remove Idle mode							
2.0	Add LCD 4-COM mode	2004/10/07						




義隆電子股份有限公司

ELAN MICROELECTRONICS CORP.

User Application Note

(Before using this chip, take a look at the following description note, it includes important messages.)

- 1. There are some undefined or not existent bits in the registers. For these bits, user need to take more care on them while program use them as data to execute logic or math operations. Because these bits are not relative to chip function, they never test in the factory. We use different symbols to recognize them.
 - "0" or "1" → value always equal to 0 or value always equal to 1, (not existent, read only)
 - "-" > value unknown, (not existent) undefined bits do not allow to use.
 - "x" -> (general purpose) undefined bits do not allow to use as RAM or other data read, write or read/write.
- 2. You will see some names for the register bits definitions. Some name will be appear very frequently in the whole spec. The following describes the meaning for the register's definitions such as bit type, bit name, bit number and so on.



3. Always keep RA bit 7 = 0. Don't set it to "1" to prevent causing problem.



I.Main Feature

■ Single power supply

Operating voltage range: 2.5V ~ 3.6V(Normal mode under 14.331MHz ~ 17.913MHz)

2.2V ~ 3.6V(Normal mode under 447.829kHz ~ 10.747MHz)

2.2V ~ 3.6V(Sleep/Green mode)

■ CPU

8-bit RISC kernel

99.9% single instruction cycle commands

■ Clock

32.768KHz clock source

Built-in PLL to generate main clock 3.5826MHz x 0.125, 0.25, 0.5, 1, 2, 3, 4, or 5

Timer and counter

Watch Dog: Programmable free running on chip watchdog timer

TCC: 8-bit real time clock/counter (TCC) with 8-bit prescaler

COUNTER1: 8-bit counter with 8-bit prescaler can be an interrupt source

COUNTER2: 8-bit counter with 8-bit prescaler can be an interrupt source

Memory

16k x 13 on-chip program ROM

40k x 5 on-chip voice ROM (the max. timing from voice ROM enable to its data finish = 1.25us)

0.5k x 8 on-chip CID RAM

144 x 8 common registers

■ I/O

Up to 26 bi-directional tri-state I/O ports (18 independent I/O)

IO with internal Pull high, wake-up and interrupt functions

Operation mode

Three modes can be selected.(Main clock is generated by internal PLL.)

Mode	CPU status	Main clock	32.768kHz clock status
Sleep mode	Turn off	Turn off	Turn off
Green mode	Turn on	Turn off	Turn on
Normal mode	Turn on	Turn on	Turn on

■ Interrupt

Selective signal sources and overflow interrupt

STACK: 8 level stack for subroutine nesting

8 interrupt source, 4 external, 4 internal

■ Reset

Power on reset, /POVD reset (by code option) or external /RESET pin

■ Programmable Tone Generators

Programmable Tone1 and Tone2 generators

Independent single tone generation for Tone1 and Tone2

Mixed dual tone generation by Tone1 and Tone2 with 2dB difference

Can be programmed for DTMF tone generation

■ DAC

8-bit current DAC

Can be accessed by ASPCM hardware or from DAC input register

CID

Differential-input Energy Detector (DED) for line energy detection

^{*} This specification are subject to be changed without notice.



■ CID number telling

Voice ROM can be accessed by ASPCM hardware or directly accessed by software ASPCM maximum sampling rate up to 16kHz About 6 sec ASPCM voice data for 6.5536kHz sampling rate Voice output by 8-bit current DAC

■ LCD

LCD operation voltage chosen by software

Common driver pins: 8(COM-~ COM7) or 4(COM0 ~ COM3)

Segment driver pins : 24(SEG0 ~ SEG23)

1/4 bias

1/8 duty or 1/4 duty

■ PACKAGE

63-pin die (EM78806CH), 64-pin QFP (EM78806CAQ), 80-pin QFP (EM78806CBQ)

II. General Description

This is an 8-bit CID (Call Identification) RISC type microprocessor with low power , high speed CMOS technology . Integrated onto a single chip are on-chip watchdog (WDT), RAM, ROM, programmable real time clock /counter, internal interrupt, power down mode, LCD driver, Energy Detector (DED), Tone generator, ASPCM voice synthesizer (decoder), voice ROM, Current DAC and tri-state I/O. It provides a single chip solution to design a CID of calling message display.


III. Application

Caller ID adjunct box or phone units for FSK/DTMF CID dual system development.

^{*} This specification are subject to be changed without notice.



IV. Pin Configuration




63-die or 64-pin QFP

Fig.1a Pin assignment

^{*} This specification are subject to be changed without notice.





80-pin QFP

Fig.1b Pin assignment



V. Functional Block Diagram




Fig.2 Block diagram1




Fig.3 Block diagram2

^{*} This specification are subject to be changed without notice.



VI. Pin Descriptions

PIN	I/O	DESCRIPTION	Num
Power			
AVDD	POWER	Analog power VDD	1
VDD	POWER	Digital power VDD	1
AVSS	GROUND	Analog ground GND	1
VSS	GROUND	Digital ground GND	1
Clock for MCU	•		•
XIN	I	Input pin for 32.768 crystal	1
XOUT	О	Output pin for 32.768 crystal	1
PLLC	I	Phase locked loop capacitor, connect a capacitor 0.01u to 0.047u to the	1
		ground.	
LCD driver	-	10	1
COM0COM7	О	Common driver pins of LCD drivers	8
SEG0SEG15	O	Segment driver pins of LCD drivers	16
SEG16SEG19	O (PORT8)	Segment driver pins of LCD drivers Shared with P80 ~ P83	4
SEG20SEG23	O (PORT5)	Segment driver pins of LCD drivers Shared with P54 ~ P57	4
DTMF	1		l.
TONE	О	Programming tone generator output	1
DED			
TIP	I	Differential-input Energy Detector input pin. It is non-polarity pin	1
RING	I	Differential-input Energy Detector input pin. It is non-polarity pin	1
Current DAC			•
Voice	O	DAC output	1
Test			
TEST	I	Test pin into test mode, normal low	1
Reset			
/RESET	I	Reset input. Low enable	1
I/O	· · ·		
P54 ~P57	I/O PORT5	PORT5 can be INPUT or OUTPUT port each bit	4
P60 ~P67	I/O PORT6	And P54 ~ P57 are shared with segment signal PORT6 can be INPUT or OUTPUT port each bit	8
P70 ~P77	I/O PORT7	PORT7 can be INPUT or OUTPUT port each bit	8
170 177	I O I ORI /	P70/INT0 ~ P73/INT3 can be interrupt signals	G
		Internal Pull high function	
		P66,P67 have open drain function	
P80 ~ P83	I/O PORT8	PORT 8 can be INPUT or OUTPUT port each bit	4
P96 ~ P97	I/O PORT9	And P80 ~ P83 are shared with segment signal. PORT 9 can be INPUT or OUTPUT port each bit	2
r 70 ~ F7/	I/O POK19	P96,P97 have wake-up function.	2

^{*} This specification are subject to be changed without notice.



VII. Functional Descriptions

VII.1 Operational Registers Register configuration

Regis	ter configuration			
	R PAGE	registers	IOC	PAGE
	R PAGE0	R PAGE1	IOC PAGE0	IOC PAGE1
00	INDA			
	Indirect addressing			
01	TCCD			
	TCC data			
02	PC			
	Program counter			
03	STA			
	IOC Page, Tone1,2 power			
	control, Status			
04	RBSR			
	Register bank, RSR	T		T
05	P5IOD	CDAD	P5IOC	CDAC
	PORT5 I/O data, Program page	Current DAC input data	PORT5 I/O control,	Clear CDA, ASPCM rate and
			(P76,P77) open drain	volume control
06	P6IOD		P6IOC	
	PORT6 I/O data		PORT6 I/O control	(undefined, non-existence and
				always "0")
07	P7IOD		P7IOC	VRAH
	PORT7 I/O data		PORT7 I/O control	VROM addr(8~15)
08	P8IOD		P8IOC	VRAL
	PORT8 I/O date		PORT8 I/O control	VROM addr(0~7)
09	P9IOD		P9IOC	VRD
	PORT9 I/O data		PORT9 I/O control	VROM data
0A	MCUC		PSW	DEDC
	CPU power saving, PLL, Main		(P9,P8 low nibble,P5) switch,	DAC stop, LCD mode,
	clock, VROM status, R page		LCD bias, Key scan control	ROM&DA switch, DED control
0B	ASPC		LCDA	CN1D
	DED edge, Green tone, ASPCM		LCD RAM address	Counter 1 data
	control, DED output, CID RAM			
00	bank			
0C	RAMA		LCDD	CN2D
0.5	CID RAM address		LCD RAM data	Counter 2 data
0D	RAMD		TONE1C	Р7РНС
	CID RAM data		TONE1 control	PORT7 pull high

^{*} This specification are subject to be changed without notice.



0E	WUPC	TONE2C	CNPSC
	Wake-up control, PORT8 high	TONE2 control	CNT1,2 clk source&prescaler
	nib. switch, LCD control		
0F	INTF	INTM	
	Interrupt flag	Interrupt mask	
10	16 bytes		
:	Common registers		
1F			
20	Bank0~Bank3		
:	Common registers		
3F	(32x8 for each bank)		

Register configuration

			Register				Register	bit name				Power on
			Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	reset val.
00	X	1	IND		dress registe			1				
01	х		TCCD	`	CC data buffer)							
02	х		PC	(Program co	ounter)							
03	х		STA	IOCPAGE		P_TONE1	T	P	Z	DC	С	000xxxxx
04	х		RBSR	RB1	RB0	RSR5	RSR4	RSR3	RSR2	RSR1	RSR0	00xxxxxx
05	0		P5IOD	P57	P56	P55	P54	PS3	PS2	PS1	PS0	xxxx0000
	1		CDAD	CDAD7	CDAD6	CDAD5	CDAD4	CDAD3	CDAD2	CDAD1	CDAD0	00000000
		0	P5IOC	IOC57	IOC56	IOC55	IOC54	0	0	OP77	OP76	11110000
		1	CDAC	CLDA	RATE2	RATE1	RATE0	VOL3	VOL2	VOL1	VOL0	00000000
06	X		P6IOD	P67	P66	P65	P64	P63	P62	P61	P60	xxxxxxx
		0	P6IOC	IOC67	IOC66	IOC65	IOC64	IOC63	IOC63	IOC61	IOC60	11111111
		1	(non-existenc)	0	0	0	0	0	0	0	0	00000000
07	X		P7IOD	P77	P76	P75	P74	P73	P72	P71	P70	xxxxxxxx
		0	P7IOC	IOC77	IOC76	IOC75	IOC74	IOC73	IOC73	IOC71	IOC70	11111111
		1	VRAH	VRA15	VRA14	VRA13	VRA12	VRA11	VRA10	VRA9	VRA8	00000000
08	X		P8IOD	0	0	0	0	P83	P82	P81	P80	0000xxxx
		0	P8IOC	0	0	0	0	IOC83	IOC83	IOC81	IOC80	00001111
		1	VRAL	VRA7	VRA6	VRA5	VRA4	VRA3	VRA2	VRA1	VRA0	00000000
09	X		P9IOD	P97	P96	0	0	0	0	0	0	xx000000
		0	P9IOC	IOC97	IOC96	0	0	0	0	0	0	11000000
		1	VRD	0	0	0	VRD4	VRD3	VRD2	VRD1	VRD0	000xxxxx
0A	X		MCUC	X	ENPLL	CLK2	CLK1	CLK0	0	STA_VR	RPAGE	00000010
			PSW	P9SH	P9SL	P8SL	P5S	BIAS3	BIAS2	BIAS1	SC	00000000
		1	DEDC	/DASTOP	0	0	LCDM	VRDASW	EGCLK	DEDPWR	DEDTHD	00000000
0B	X		ASPC	EDGE	GTONE	PLAY	S/P	DEDD	0	0	CALL_1	0000x000
		0	LCDA	0	0	LCDA5	LCDA4	LCDA3	LCDA2	LCDA1	LCDA0	00000000
		1	CN1D	CN17	CN16	CN15	CN14	CN13	CN12	CN11	CN10	00000000
0C	X		RAMA	CIDA7	CIDA6	CIDA5	CIDA4	CIDA3	CIDA2	CIDA1	CIDA0	00000000
			LCDD	LCDD7	LCDD6	LCDD5	LCDD4	LCDD3	LCDD2	LCDD1	LCDD0	xxxxxxx
		1	CN2D	CN27	CN26	CN25	CN24	CN23	CN22	CN21	CN20	00000000
0D	X		RAMD	CIDD7	CIDD6	CIDD5	CIDD4	CIDD3	CIDD2	CIDD1	CIDD0	xxxxxxx
			TONE1C	T17	T16	T15	T14	T13	T12	T11	T10	00000000
		1	Р7РНС	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0	00000000
0E	X		WUPC	0	/WDTE	/WUP97	/WUP96	P8SH	LCD_C2	LCD_C1	/WUEDD	00000000
			TONE2C	T27	T26	T25	T24	T23	T22	T21	T20	00000000
		1	CNPSC	CNT2S	C2_PSC2	C2_PSC1	C2_PSC0	CNT1S	C1_PSC2	C1_PSC1	C1_PSC0	00000000
0F	X		INTF	EDD	0	CNT2	CNT1	INT2/INT3		INT0	TCIF	00000000
		X	INTM	EDD	0	CNT2	CNT1	INT2/INT3	INT1	INT0	TCIF	00000000

^{*} This specification are subject to be changed without notice.



VII.2 Operational Register Detail Description

R0 (IndA: Indirect Addressing Register)

R0 is not a physically implemented register. It is useful as indirect addressing pointer. Any instruction using R0 as register actually accesses data pointed by the RAM Select Register (R4).

Example:

Mov A, @0x20 ;store a address at R4 for indirect addressing

Mov 0x04, A

Mov A, @0xAA ;write data 0xAA to R20 at bank0 through R0

Mov 0x00, A

R1 (TCCD: TCC data)

Increased by an external signal edge applied to TCC, or by the instruction cycle clock.

Written and read by the program as any other register.

R2 (PC: Program counter)

The structure is depicted in Fig.4

Generates 12K × 13 External ROM addresses to the relative programming instruction codes.

"JMP" instruction allows the direct loading of the low 10 program counter bits.

"CALL" instruction loads the low 10 bits of the PC, PC+1, and then push into the stack.

"RET" ("RETL k", "RETI") instruction loads the program counter with the contents at the top of stack.

"MOV R2,A" allows the loading of an address from the A register to the PC, and the ninth and tenth bits are cleared to "0".

"ADD R2,A" allows a relative address be added to the current PC, and contents of the ninth and tenth bits are cleared to "0".

"TBL" allows a relative address be added to the current PC, and contents of the ninth and tenth bits don't change. The most significant bit (A10~A13) will be loaded with the content of bit PS0~PS3 in the status register (R5) upon the execution of a "JMP", "CALL", "ADD R2,A", or "MOV R2,A" instruction.




Fig.4 Program counter organization

^{*} This specification are subject to be changed without notice.



R3 (STA: IOC Page, Tone1,2 power control, Status flags)

7	6	5	4	3	2	1	0
IOCPAGE	P_TONE2	P_TONE1	T	P	Z	DC	C
R/W-0	R/W-0	R/W-0	R	R	R/W	R/W	R/W

Bit 0 (C): Carry flag

Bit 1 (DC): Auxiliary carry flag

Bit 2 (Z): Zero flag

Bit 3 (P): Power down bit.

Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP" command.

Bit 4 (T): Time-out bit

Set to 1 by the "SLEP" and "WDTC" command, or during power up and reset to 0 by WDT timeout.

EVENT	T	P	REMARK
WDT wake up from sleep mode	0	0	
WDT time out (not sleep mode	0	1	
/RESET wake up from sleep	1	0	
power up	1	1	
Low pulse on /RESET	X	x	X : don't care

Bit 5 (P_TONE1): Power control bit of Tone generator 1

User can use this bit to power on the tone generator 1

Bit 6 (P_TONE2): Power control bit of Tone generator 2

User can use this bit to power on the tone generator 2

Ps. Tone frequency is controlled by IOCD and IOCE.

R3(6,5)	Tone generator 2	Tone generator 1
00	Power off	Power off
01	Power off	Power on
10	Power on	Power off
11	Power on	Power on

Bit 7 (IOCPAGE): change IOC5 ~ IOCE to another page

0/1 → IOC PAGE0/IOC PAGE1

R4 (RBSR: RAM bank, RAM selection for common registers R20 ~ R3F)

7	6	5	4	3	2	1	0
RB1	RB0	RSR5	RSR4	RSR3	RSR2	RSR1	RSR0
R/W-0	R/W-0	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0 ~ Bit 5 (RSR0 ~ RSR5): Indirect addressing for common registers R20 ~ R3F

RSR bits are used to select up to 32 registers (R20 to R3F) in the indirect addressing mode.

Bit 6 ~ Bit 7 (RB0 ~ RB1): Bank selection bits for common registers R20 ~ R3F

These selection bits are used to determine which bank is activated among the 4 banks for 32 register (R20 to R3F)...

Please refer to Fig.4 control register configuration for details.

R5 (P5IOD, CDAD)

PAGE0 (P5IOD : PORT5 I/O data)

7	6	5	4	3	2	1	0
P57	P56	P55	P54	PS3	PS2	PS1	PS0
R/W	R/W	R/W	R/W	R/W-0	R/W-0	R/W-0	R/W-0

^{*} This specification are subject to be changed without notice.



Bit $0 \sim 3$ (PS0 ~ PS3): Page selection bits

They should be set before JMP or CALL instruction.

Page select bits

PS3	PS2	PS1	PS0	Program memory page (Address)
0	0	0	0	Page 0
0	0	0	1	Page 1
0	0	1	0	Page 2
0	0	1	1	Page 3
:	:	:	:	:
:	:	:	:	:
1	0	1	0	Page 10
1	0	1	1	Page 11

User can use PAGE instruction to change page and maintain program page by user. Otherwise, user can use far jump (FJMP) or far call (FCALL) instructions to program user's code. The program page is maintained by EMC's complier. It will change user's program by inserting instructions within program.

Bit 4: unused

Bit 5 ~ 7 (P54 ~ P57) : 4-bit PORT5(4 ~ 7) I/O data register

PAGE1 (CDAD : Current DAC input data buffer)

7	6	5	4	3	2	1	0
CDAD7	CDAD6	CDAD5	CDAD4	CDAD3	CDAD2	CDAD1	CDAD0
R/W-0							

Bit 0 ~ Bit 7 (CDAD0 ~ CDAD7): Current DAC input data buffer

R6 (P6IOD : PORT6 I/O data)

7	6	5	4	3	2	1	0
P67	P66	P65	P64	P63	P62	P61	P60
R/W							

Bit $0 \sim \text{Bit } 7 \text{ (P60} \sim \text{P67)}$: 8-bit PORT6(0~7) I/O data register

User can use IOC register to define input or output each bit.

R7 (P7IOD : PORT7 I/O data)

7	6	5	4	3	2	1	0
P77	P76	P75	P74	P73	P72	P71	P70
R/W							

Bit $0 \sim Bit 7 (P70 \sim P77)$: 8-bit PORT7(0~7) I/O data register

User can use IOC register to define input or output each bit.

R8 (P8IOD : PORT8 I/O data)

7	6	5	4	3	2	1	0
0	0	0	0	P83	P82	P81	P80
R-0	R-0	R-0	R-0	R/W	R/W	R/W	R/W

Bit 0 ~ Bit 3 (P80 ~ P83) : 4-bit PORT8(0~3) I/O data register

User can use IOC register to define input or output each bit.

Bit $4 \sim Bit 7 = 0$: undefined bits, always "0"

^{*} This specification are subject to be changed without notice.



R9 (P9IOD : PORT9 I/O data)

7	6	5	4	3	2	1	0
P97	P96	0	0	0	0	0	0
R/W	R/W	R-0	R-0	R-0	R-0	R-0	R-0

Bit 0 ~ Bit 5: undefined bits, always "0"

Bit 6 ~ Bit 7 (P96 ~ P97) : 2-bit PORT9(6~7) I/O data register

User can use IOC register to define input or output each bit.

RA (MCUC: CPU power saving, PLL, Main clock selection, R page)

7	6	5	4	3	2	1	0
X	ENPLL	CLK2	CLK1	CLK0	0	STA_VR	RPAGE
R/W-0	R/W-0	R/W-0	R/W-0	RW-0	R/W-0	R-1	RW-0

Bit 0 (RPAGE): change R PAGE5 to another page

0/1 **→** R5 PAGE0/R5 PAGE1

Bit 1 (STA_VR): status flag for voice ROM operation

0/1 → voice ROM busy/voice ROM data ready

When this flag is "0", the bus of voice ROM is busy and process its data. When this flag is "1", the bus of voice ROM is standby and its data is ready then user can read the data at this time.

Bit 2 = 0: undefined bits, always "0"

Bit 3 ~ 5 (CLK0 ~ CLK2): Main clock selection bits.

User can choose different frequency of main clock by CLK1 and CLK2. All the clock selection is list below.

PLLEN	CLK2	CLK1	CLK0	Sub clock	MAIN clock	CPU clock
1	0	0	0	32.768kHz	447.829kHz	447.829kHz (Normal mode)
1	0	0	1	32.768kHz	895.658kHz	895.658kHz (Normal mode)
1	0	1	0	32.768kHz	1.791MHz	1.791MHz (Normal mode)
1	0	1	1	32.768kHz	3.582MHz	3.582MHz (Normal mode)
1	1	0	0	32.768kHz	7.165MHz	7.165MHz (Normal mode)
1	1	0	1	32.768kHz	10.747MHz	10.747MHz (Normal mode)
1	1	1	0	32.768kHz	14.331MHz	14.331MHz (Normal mode)
1	1	1	1	32.768kHz	17.913MHz	17.913MHz (Normal mode)
0	don't care		don't care	32.768kHz	don't care	32.768kHz (Green mode)

Bit 6(ENPLL): PLL's power control bit which is CPU mode control register

0/1 → disable PLL/enable PLL

If enable PLL, CPU will operate at normal mode (high frequency). Otherwise, it will run at green mode (low frequency, 32768 Hz).




Fig.5 The relation between 32.768kHz and Main clock

^{*} This specification are subject to be changed without notice.



Bit 7: unused

Always keep this bit to "0". Don't set it to "1" to prevent causing problem.

It can be waked up by Watch Dog timer (WDT), PORT96~97, PORT70~73 and run from "SLEP" next instruction.

Wakeup signal	SLEEP mode	GREEN mode	NORMAL mode
	RA(7,6)=(0,0)	RA(7,6)=(x,0)	RA(7,6)=(x,1)
	+ SLEP	no SLEP	no SLEP
TCC time out	X	Interrupt	Interrupt
EDD			
WDT time out	RESET	RESET	RESET
Port96,97	RESET	X	X
PORT70~73	RESET	Interrupt	Interrupt

P70 ~ P73 's wakeup function is controlled by IOCF(1,2,3) and ENI instruction.

P70 's wakeup signal is a rising edge or falling edge defined by CONT REGISTER bit7.

Port96, Port97, Port71, Port72 and Port73 's wake-up pattern is a falling edge triggering signal.

Energy Detector (DED) wakeup and interrupt signal can be controlled by RB bit 7 (EDGE).

RB (ASPC: Green tone, ASPCM control, DED output, CID RAM banks)

7	6	5	4	3	2	1	0
EDGE	GTONE	PLAY	S/P	DEDD	0	0	CALL_1
R/W-0	R/W-0	R/W-0	R/W-0	R	R-0	R-0	R/W-0

Bit 0 (CALL 1): 2 blocks of CALLER ID RAM area

By setting this bit from 0 to 1, user can use 0.5K CID RAM with RC RAM address.

Bit1 ~ Bit 2= 0: undefined bits, always "0"

Bit 3 (DEDD): Output data of Energy Detector (DED)

If input signal from TIP pin and RING pin to Energy Detector is over the threshold level setting at IOCA PAGE1 bit 0(DEDTHD), the DED will extract the zero-crossing pulse waveform corresponding to input signal.

Bit 4 (S/P): setting for voice stop-playing or voice pause-playing

0/1 → voice stop-playing/voice pause-playing

Bit 5 (PLAY): voice-playing control

0/1 → disable voice-playing/enable voice-playing

PLAY	S/P	function	Description				
1 → 0	0	Stop-playing	The playing address is reset to the beginning of the				
			play. D/A data is reset.				
	1	Pause-playing	The playing address is not reset.				
0 → 1	0	Playing from stop	The playing address is reset to the beginning of the				
			play. D/A data is reset. Then it begins to play.				
	1	Playing from pause	The playing address is not reset and it plays again.				

Ps. While playing voice by setting (PLAY,S/P)=(1,0) or (1,1) comes to an end of the play (meet the stop code), the (PLAY,S/P) bits are automatically clear to (0,0).

Bit 6(GTONE): Green tone for programming tone generator

0/1 → disable/enable green tone function

^{*} This specification are subject to be changed without notice.



When this function is enabled, either R3 bit5(P_TONE1) or R3 bit6(P_TONE2) is set then PLL is auto-on. At this time, TONE1 or TONE2 can be used no matter what MCU works on 32.768kHz or normal mode. When this function is disabled, TONE1 or TONE2 can only work on normal mode.

Bit 7 (EDGE): Wake-up and interrupt trigging edge control of Energy Detector (DED) output 0/1 → Falling edge trig. / Rising edge&Falling edge trig.

RC (RAMA: CID RAM address)

7	6	5	4	3	2	1	0
CIDA7	CIDA6	CIDA5	CIDA4	CIDA3	CIDA2	CIDA1	CIDA0
R/W-0							

Bit 0 ~ Bit 7 (CIDA0 ~ CIDA7): Caller ID (CID) RAM address User can select Caller ID RAM address from 0 to 255.

RD (RAMD : CID RAM data buffer)

7	6	5	4	3	2	1	0
CIDD7	CIDD6	CIDD5	CIDD4	CIDD3	CIDD2	CIDD1	CIDD0
R/W							

Bit 0 ~ Bit 7 (CIDD0 ~ CIDD7): Caller ID RAM data register. User can see IOCA register how to select CID RAM banks.

RE (WUPC: Wake-up control, LCD control)

7	6	5	4	3	2	1	0
0	/WDTE	/WUP97	/WUP96	0	LCD_C2	LCD_C1	/WUEDD
R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0

Bit 0 (/WUEDD): Wake-up control of Energy Detector (DED) output data

1/0 → enable/disable

Bit 1 ~ Bit 2 (LCD_C1 ~ LCD_C2) : LCD display enable or blanking.

Bit 3 = 0: undefined bit, always "0"

Bit 4 (/WUP96) : PORT9 bit6 wake-up control, 1/0 → enable/disable Bit 5 (/WUP97) : PORT9 bit7 wake-up control, 1/0 → enable/disable Bit 6 (/WDTE) : Watchdog timer enable control, 1/0 → enable/disable




Fig.6 Wake up function and control signal

Bit 7 = 0: undefined bit, always "0"

^{*1. 1/8} or 1/4 duty depends on IOCA PAGE1 bit4 (LCDM)

^{*} This specification are subject to be changed without notice.



RF (INTF: Interrupt status register)

7	6	5	4	3	2	1	0
EDD	0	CNT2	CNT1	INT2/INT3	INT1	INT0	TCIF
R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit 0 (TCIF) : TCC timer overflow interrupt flag

It will be set when TCC timer is overflow.

Bit 1 (INT0): External INT0 pin interrupt flag

It can be used when PORT70 is set to input port.

Bit 2 (INT1): External INT1 pin interrupt flag

It can be used when PORT71 is set to input port.

Bit 3 (INT2/INT3): external INT2 and INT3 pin interrupt flag

It can be used when PORT72 or PORT73 is set to input port.

Bit 4 (CNT1): 8 bit Counter1 overflow interrupt flag.

It will be set when Counter1 is overflow.

Bit 5 (CNT2): 8 bit Counter2 overflow interrupt flag.

It will be set when Counter2 is overflow.

Bit 6 = 0: undefined bits, always "0"

Bit 7 (EDD): Interrupt flag of Energy Detector (DED) output data

"1" means interrupt request and "0" means non-interrupt. INT0~INT3 interrupts are edge triggering (falling edge or rising edge) which can be set by CONT bit 7 (INT_EDGE). Interrupt edge control of DED output data is set by RB bit 7(EDGE). Also see corresponding interrupt mask in IOCF register. User can read and clear.

R10~R3F (General Purpose Register)

R10~R3F (Banks 0~3) are all general purpose registers.

^{*} This specification are subject to be changed without notice.



VII.3 Special Purpose Registers

A (Accumulator)

Internal data transfer, or instruction operand holding

It's not an addressable register.

CONT (Control Register)

7	6	5	4	3	2	1	0
INT_EDGE	INT	TS	0	PAB	PSR2	PSR1	PSR0
R/W-1	R/W-0	R/W-1	R-0	R/W-1	R/W-1	R/W-1	R/W-1

Bit 0 ~ Bit 2 (PSR0 ~ PSR2) : TCC/WDT prescaler bits

PSR2	PSR1	PSR0	TCC rate	WDT rate
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

Bit 3(PAB): Prescaler assignment bit

0/1 **→** TCC/WDT

Bit 4 = 0: undefined bit, always "0"

Bit 5(TS): TCC signal source

0 → Instruction clock

1 → 16.384kHz

Instruction clock = MCU clock/2, Refer to RA Bit 4 ~ Bit 6 for PLL and Main clock selection. See Fig.16.

Bit 6 (INT): INT enable flag

0 → interrupt masked by DISI or hardware interrupt

1 → interrupt enabled by ENI/RETI instructions

Bit 7(INT_EDGE): interrupt edge type of P70

0 **P70** 's interruption source is a rising edge signal and falling edge signal.

1 → P70 's interruption source is a falling edge signal.

CONT register is readable (CONTR) and writable (CONTW).

IOC5 (P5IOC, CDAC)

PAGE0 (P5IOC: PORT5 I/O control, P7(7,6) open drain)

7	6	5	4	3	2	1	0
IOC57	IOC56	IOC55	IOC54	0	0	OP77	OP76
R/W-1	R/W-1	R/W-1	R/W-1	RW-0	RW-0	RW-0	RW-0

Bit 0 (OP76): P76 open-drain control

0/1 → disable/enable

Bit 1 (OP77): P77 open-drain control

0/1 → disable/enable

Bit 2 ~ Bit 3: undefined bits, always "0"

^{*} This specification are subject to be changed without notice.



Bit 4 ~ 7 (IOC54 ~ IOC57): PORT5(4~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 → put the relative I/O pin into high impedance

PAGE1 (CDAC: Clear CDA data, Voice synthesizer sampling rate and volume control)

7	6	5	4	3	2	1	0
CLDA	RATE2	RATE1`	RATE0	VOL3	VOL2	VOL1	VOL0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit 0 ~ Bit 3 (VOL0 ~ VOL3): voice synthesizer volume control

VOL3 ~ VOL0	Max voice output current (mA)
0000	0
0001	$5 \times 2/16 \text{ mA} = 0.625 \text{ mA}$
0010	$5 \times 3/16 \text{ mA} = 0.9375 \text{ mA}$
0011	$5 \times 4/16 \text{ mA} = 1.25 \text{ mA}$
0100	$5 \times 5/16 \text{ mA} = 1.5625 \text{ mA}$
0101	$5 \times 6/16 \text{ mA} = 1.875 \text{ mA}$
0110	$5 \times 7/16 \text{ mA} = 2.1875 \text{ mA}$
0111	$5 \times 8/16 \text{ mA} = 2.5 \text{ mA}$
1000	$5 \times 9/16 \text{ mA} = 2.8125 \text{ mA}$
1001	$5 \times 10/16 \text{ mA} = 3.125 \text{ mA}$
1010	$5 \times 11/16 \text{ mA} = 3.4375 \text{ mA}$
1011	$5 \times 12/16 \text{ mA} = 3.75 \text{ mA}$
1100	$5 \times 13/16 \text{ mA} = 4.0625 \text{ mA}$
1101	$5 \times 14/16 \text{ mA} = 4.375 \text{ mA}$
1110	$5 \times 15/16 \text{ mA} = 4.6875 \text{ mA}$
1111	5 mA

Bit $4 \sim \text{Bit } 6 \text{ (RATE0} \sim \text{RATE2)}$: voice synthesizer sampling rate control

RATE2 ~RATE0	Sampling rate
000	X
001	X
010	32.768kHz/2 = 16.384kHz
011	32.768kHz/ $3 = 10.9227$ kHz
100	32.768kHz/4 = 8.192kHz
101	32.768 kHz / 5 = 6.5536 kHz
110	32.768kHz/6 = 5.4313 kHz
111	32.768kHz/7 = 4.6811kHz

Bit 7 (CLDA): Current D/A data clear enable control

0/1 → disable/enable

When this bit is set(enabled), the internal Current D/A data will be clear and its output will go to ground level with VOICE pin connecting a resistor to ground. After setting this bit, remember to clear(disable) it again otherwise it will keep output to ground level no matter what voice ROM is playing or not.

IOC6 (P6IOC)

PAGEO (P6IOC : PORT6 I/O control)

111020 (1	TIGES (I SIGE : I SILISI)										
7	6	5	4	3	2	1	0				
IOC67	IOC66	IOC65	IOC64	IOC63	IOC62	IOC61	IOC60				
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				

Bit $0 \sim \text{Bit } 7 \text{ (IOC60} \sim \text{IOC67)}$: PORT6(0~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 → put the relative I/O pin into high impedance

^{*} This specification are subject to be changed without notice.



PAGE1

Bit $0 \sim Bit 7 = 0$: undefined, not existence and always "0"

IOC7 (P7IOC, VRAH)

PAGE0 (P7IOC : PORT7 I/O control)

7	6	5	4	3	2	1	0
IOC77	IOC76	IOC75	IOC74	IOC73	IOC72	IOC71	IOC70
R/W-1							

Bit $0 \sim \text{Bit } 7 \text{ (IOC70} \sim \text{IOC77)} : \text{PORT7}(0 \sim 7) \text{ I/O direction control register}$

- 0 → put the relative I/O pin as output
- 1 > put the relative I/O pin into high impedance

PAGE1 (VRAH: Voice ROM address(8~15))

7	6	5	4	3	2	1	0
VRA15	VRA14	VRA13	VRA12	VRA11	VRA10	VRA9	VRA8
R/W-0							

Bit 0 ~ Bit 7 (VRA8 ~ VRA15): voice ROM address register bit(8 ~ 15)

Voice ROM address can be accessed maximum 48k-1. For address over this, it will be non-existence.

IOC8 (P8IOC, VRAL)

PAGE0 (P8IOC : PORT8 I/O control)

7	6	5	4	3	2	1	0
0	0	0	0	IOC83	IOC82	IOC81	IOC80
R-0	R-0	R-0	R-0	R/W-1	R/W-1	R/W-1	R/W-1

Bit 0 ~ Bit 3 (IOC80 ~ IOC83): PORT8(0~3) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 -> put the relative I/O pin into high impedance

Bit 4 ~ Bit 7: undefined bits, always "0"

PAGE1 (VRAL: Voice ROM address(0~7))

- (:							
7	6	5	4	3	2	1	0
VRA7	VRA6	VRA5	VRA4	VRA3	VRA2	VRA1	VRA0
R/W-0							

Bit $0 \sim \text{Bit } 7 \text{ (VRA0} \sim \text{VRA7)}$: voice ROM address register bit $(0 \sim 7)$

Voice ROM address can be accessed maximum 48k-1. For address over this, it will be non-existence.

IOC9 (P9IOC, VRD)

PAGE0 (P9IOC : PORT9 I/O control)

7	6	5	4	3	2	1	0
IOC97	IOC96	0	0	0	0	0	0
R/W-1	R/W-1	R-0	R-0	R-0	R-0	R-0	R-0

Bit 0 ~ Bit 5 : undefined bits, always "0"

Bit 6 ~ Bit 7 (IOC96 ~ IOC97): PORT9(0~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 → put the relative I/O pin into high impedance

PAGE1 (VRD : Voice ROM data)

THOLI	D. Torce	nom aana)					
7	6	5	4	3	2	1	0
0	0	0	VRD4	VRD3	VRD2	VRD1	VRD0
R-0	R-0	R-0	R/W	R/W	R/W	R/W	R/W

Bit 0 ~ Bit 4 (VRD0 ~ VRD4): 8-bit voice ROM data register

Bit $5 \sim Bit 7 = 0$: undefined bits, always "0"

^{*} This specification are subject to be changed without notice.



IOCA (PSW, DEDC)

PAGE0 (PSW: PORT8,5 switch, LCD bias, key scan)

7	6	5	4	3	2	1	0
0	0	P8SL	P5S	BIAS3	BIAS2	BIAS1	SC
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit 0 (SC): key scan function control

0/1 → disable/enable

Once you enable this bit, all of the LCD signal will have a low pulse during a common period. This pulse has 30us width. Please use the following procedure to implement the key scan function:

- 1. Set PORT7 as input port
- 2. Set IOCD PAGE1 to enable PORT7 pull high function
- 3. Enable key scan function
- 4. Once push a key . Set RA bit 6 to enable PLL(CPU will run in the normal mode)
- 5. LCD and disable key scan function
- 6. Set P5S =0 or/and P8SL=0. PORT5 or/and PORT8 sent probe signal to PORT7 and read PORT7. Get the key.
- 7. Note!! A probe signal should be delay a instruction at least to another probe signal.
- 8. Set P5S =1 or/and P8SL=1. PORT5 or/and PORT8 as LCD signal




Fig.7. Key scan circuit

Bit $1 \sim 3$ (BIAS1 \sim BIAS3): LCD bias control used to choose LCD operation voltage.

(BIAS3,BIAS2,BIAS1)	Vop (VDD 3.3V)	VDD=3.3V
(0,0,0)	0.60VDD	1.98V
(0,0,1)	0.66VDD	2.18V
(0,1,0)	0.74VDD	2.44V
(0,1,1)	0.82VDD	2.71V
(1,0,0)	0.87VDD	2.87V
(1,0,1)	0.93VDD	3.07V
(1,1,0)	0.96VDD	3.17V
(1,1,1)	1.00VDD	3.30V

Bit 4 (P5S): PORT5 nibble switch

0/1 → normal I/O port/SEGMENT output

^{*} This specification are subject to be changed without notice.



Bit 5 (P8SL): port8 low nibble switch

0/1 → normal I/O port P80~P83/SEGMENT output SEG16~SEG19

Bit 6 ~ Bit 7: undefined bits, always "0"

PAGE1 (DEDC: DAC power control, DED control)

7	6	5	4	3	2	1	0
/DASTOP	0	0	LCDM	VRDASW	EGCLK	DEDPWR	DEDTHD
R/W-0	R/W-0	R/W-0	R/W-0	R/W	R/W-0	R/W-0	R/W-0

Bit 0 (DEDTHD): The minimum detection threshold of Dual Input Energy Detector (DED)

0/1 **→** -45dBm/-30dBm

Bit 1 (DEDPWR): Power control of Energy Detector (DED)

 $0/1 \rightarrow Power off/Power on$

Bit 2 (EGCLK): Operating clock for Energy Detector (DED)

0/1 **→** 32.768kHz/3.5826MHz

This bit is used to select operating clock for Energy Detector (DED). When this bit is set to "1", the PLL is also enabled regardless of RA bit 6 (ENPLL) value. At this time, the Energy detector works at high frequency mode. When this bit is set to "0", the Energy Detector works at low frequency mode. The difference between high frequency mode and low frequency is as follows.

EGCLK	ENPLL	Energy Detector status	PLL status
0	0	32.768kHz operating clock	PLL is disabled
	1	Normal detection	PLL is enabled
		Small current consumption	
1	X	3.5826MHz operating clock	PLL is enabled
		Accurate detection	
		More current consumption	

Ps. "x" means don't care

Bit 3 (VRDASW): Voice ROM&Current D/A access selection.

- 0 → Voice ROM memory access & Current D/A input are controlled by ASPCM hardware (ASPCM mode)
- 1 → Voice ROM memory access&Current D/A input can be directly access from their relative register by software (S/W mode)

Bit 4 (LCDM): LCD mode control for 8-COM, 1/8 duty or 4-COM, 1/4 duty selection

- 0 → 8-COM mode selection and COM0 ~ COM7 are enabled
- 1 → 4-COM mode selection and COM0 ~ COM3 are enabled

Bit 5 ~ Bit 6: undefined bits, always "0"

Bit 7 (DASTOP): D/A stop conversion and power down

- 0 → Disable and power down D/A
- 1 → Enable and power on D/A

IOCB (LCDA, CN1D)

PAGE0 (LCDA: LCD RAM address)

7	6	5	4	3	2	1	0
0	0	0	LCDA4	LCDA3	LCDA2	LCDA1	LCDA0
R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit 0 ~ Bit 5 (LCDA0 ~ LCDA4): LCD RAM address

The LCD display data is stored in the data RAM. The relation of data area and COM/SEG pin is as below:

The Beb disping data	is stored in the	_
COM7 ~ COM0		
00H (Bit7 ~ Bit0)	SEG0	

^{*} This specification are subject to be changed without notice.



01H	SEG1
:	:
:	:
17H	SEG23
18H	(empty)
	:
1FH	(empty)

Bit $5 \sim Bit 7 = 0$: undefined bits, always "0"

PAGE1 (CN1D : Counter 1 data)

- 1 -		,,,					
CN17	CN16	CN15	CN14	CN13	CN12	CN11	CN10
R/W-0							

Bit 0 ~ Bit 7 (CN10 ~ CN17): Counter1's buffer that user can read and write.

COUNTER1 is an 8 bit up-counter preset and read out register. (write = preset) . After a interruption , it will reload the preset value.

IOCC (LCDD, CN2D)

PAGE0 (LCDD : LCD RAM data)

7	6	5	4	3	2	1	0
LCDD7	LCDD6	LCDD5	LCDD4	LCDD3	LCDD2	LCDD1	LCDD0
R/W							

Bit 0 ~ Bit 7 (LCDD0 ~ LCDD7): LCD data buffer for LCD RAM read or write

PAGE1 (CN2D : Counter 2 data)

THOBITO	122 . 00111	=					
CN27	CN26	CN25	CN24	CN23	CN22	CN21	CN20
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit 0 ~ Bit 7 (CN20 ~ CN27): Counter2's buffer that user can read and write.

COUNTER2 is an 8 bit up-counter preset and read out register. (write = preset). After a interruption , it will reload the preset value.

IOCD (TONE1C, P7PHC)

PAGE0 (TONE1C: TONE1 frequency control)

7	6	5	4	3	2	1	0
T17	T16	T15	T14	T13	T12	T11	T10
R/W-0							

Bit $0 \sim \text{Bit } 7 \text{ (T10} \sim \text{T17)}$: TONE1 frequency control bits

Clock source = 111957Hz and Freq. = 111957Hz / N, where N = 0 ~ 255 is divider value for T17 ~ T10 $\,$

Tone generator 1 's frequency divider. Please run in normal mode.

T17~T10 = '111111111' → Tone generator 1 will has 439Hz SIN wave output .

 $T17 \sim T10 = '00000010' \rightarrow Tone generator 1 will has 55978Hz SIN wave output$

 $T17 \sim T10 = '00000001' \rightarrow Tone generator1 will has 111957Hz$

 $T17 \sim T10 = '00000000' \rightarrow \text{no used}$

PAGE1 (P7PHC: PORT7 pull high control)

7	6	5	4	3	2	1	0
PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
R/W-0							

Bit $0 \sim 7$ (PH0 ~ PH7): PORT7 pull high control bits

0/1 → Disable internal pull-high/enable internal pull-high

These control bits are used to enable the pull-high of PORT7(0 \sim 7) pins.

^{*} This specification are subject to be changed without notice.



IOCE (TONE2C, CNPSC)

PAGE0 (TONE2C: TONE2 frequency control)

7	6	5	4	3	2	1	0
T27	T26	T25	T24	T23	T22	T21	T20
R/W-0							

Bit $0 \sim \text{Bit } 7 \text{ (T20} \sim \text{T27)}$: TONE2 frequency control bits

Clock source = 111957Hz and Freq. = 111957Hz / N, where N = $0 \sim 255$ is divider value for T27 \sim T20

Tone generator 2 's frequency divider. Please run in normal mode.

Clock source = 111957Hz

T27~T20 = '11111111' → Tone generator 2 will has 439Hz SIN wave output.

:

 $T27\sim T20 = '00000010' \rightarrow Tone generator 2 will has 55978Hz SIN wave output.$

 $T27 \sim T20 = '00000001' \rightarrow Tone generator 2 will has 111957Hz SIN wave output.$

 $T27 \sim T20 = '000000000' \rightarrow \text{no used}$

		, .	TONE2 (IOCE)	High group freq	
		1203.8 (0X5D)	1332.8(0X54)	1473.1(0X4C)	1646.4(0X44)
TONE1(IOCD,	699.7Hz(0x0A0)	1	2	3	A
IOCA PAGE1)	772.1Hz(0x091)	4	5	6	В
Low group freq.	854.6Hz(0x083)	7	8	9	С
	940.8Hz(0x077)	*	0	#	D

PAGE1 (CNPSC: Counter 1,2 clock source and prescaler)

7	6	5	4	3	2	1	0
CNT2S	C2_PSC2	C2_PSC1	C2_PSC0	CNT1S	C1_PSC2	C1_PSC1	C1_PSC0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit 0 ~ 2 (C1_PSC1~ C2_PSC2): Counter1 prescaler setting

reset = (0,0,0)

(0,0,0)	
(C1_PSC2,C1_PSC1,C1_PSC0)	Scaler ratio
(0,0,0)	1:1
(0,0,1)	1:2
(0,1,0)	1:4
(0,1,1)	1:8
(1,0,0)	1:16
(1,0,1)	1:32
(1,1,0)	1:64
(1,1,1)	1:128

Bit 3 (CNT1S): Counter1 source

 $0/1 \rightarrow 32768$ Hz/Instruction clock, where Instruction clock period = 2 x Main clock period

Bit $4 \sim 6$ (C2_PSC1 \sim C2_PSC2) : Counter2 prescaler setting

reset = (0,0,0)

(0,0,0)	
(C2_PSC2,C2_PSC1,C2_PSC0)	Scaler ratio
(0,0,0)	1:1
(0,0,1)	1:2
(0,1,0)	1:4
(0,1,1)	1:8
(1,0,0)	1:16
(1,0,1)	1:32
(1,1,0)	1:64
(1,1,1)	1:128

^{*} This specification are subject to be changed without notice.



Bit 7 (CNT2S): Counter2 source

0/1 → 32768Hz/Instruction clock, where Instruction clock period = 2 x Main clock period

IOCF (INTM: Interrupt mask register)

7	6	5	4	3	2	1	0
EDD	0	CNT2	CNT1	INT2/INT3	INT1	INT0	TCIF
R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit $0 \sim 5.7$: interrupt enable bit

 $1/0 \Rightarrow$ enable/disable interrupt, where Instruction clock period = 2 x Main clock period

Bit 6 = 0: undefined bit, always "0"

IOCF Register is readable and writable. They work with RF registers.

^{*} This specification are subject to be changed without notice.



VII.3 TCC/WDT Prescaler

There is an 8-bit counter available as prescaler for the TCC or WDT. The prescaler is available for the TCC only or WDT only at the same time.

- An 8-bit counter is available for TCC or WDT determined by the status of the bit 3 (PAB) of the CONT register.
- See the prescaler ratio in CONT register.
- Fig. 10 depicts the circuit diagram of TCC/WDT.
- Both TCC and prescaler will be cleared by instructions which write to TCC each time.
- The prescaler will be cleared by the WDTC and SLEP instructions, when assigned to WDT mode.
- The prescaler will not be cleared by SLEP instructions, when assigned to TCC mode.




Fig.9 Block diagram of TCC WDT

VII.4 I/O Ports

The I/O registers, Port 5 ~ Port 9 , are bi-directional tri-state I/O ports. Port 7 can be pulled-high internally by software control. The I/O ports can be defined as "input" or "output" pins by the I/O control registers (IOC6 ~ IOC9) under program control. The I/O registers and I/O control registers are both readable and writable. The I/O interface circuit is shown in Fig.11.

^{*} This specification are subject to be changed without notice.






Fig. 10 The circuit of I/O port and I/O control register

VII.5 RESET and Wake-up

The RESET can be caused by

- (1) External /RESET pin
- (2) Power on reset or Power on voltage detector reset(/POVD reset)
- (3) WDT timeout. (if enabled and in GREEN or NORMAL mode)

Note that only Power on reset, or only Power on voltage detector reset in Case(2) is enabled in the system by CODE Option bit. If /POVDs disabled, Power on reset is selected in Case (2). Refer to Fig.11.




Fig.11 Block diagram of Reset of controller

Once the RESET occurs, the following functions are performed.

- The oscillator is running, or will be started.
- The Program Counter (R2) is set to all "0".
- When power on, the upper 3 bits of R3 and the upper 2 bits of R4 are cleared.
- The Watchdog timer and prescaler are cleared.
- The Watchdog timer is disabled.
- The CONT register is set to all "1"

^{*} This specification are subject to be changed without notice.



	•	The otl	her register	(bit7bit())
--	---	---------	--------------	-----------	----

R5 Page0 = "xxxx0000"	R5 Page1 ="00000000"	IOC5 Page0 = "11110000"	IOC5 Page1 = "00000000"
R6 = PORT		IOC6 Page0 = "11111111"	IOC6 Page1 = "00000000"
R7 = PORT		IOC7 Page0 = "11111111"	IOC7 Page1 = "00000000"
R8 = "0000xxxx"		IOC8 Page0 = "00001111"	IOC8 Page1 = "00000000"
R9 = "xx0000000"		IOC9 Page0 = "11000000"	IOC9 Page1 = "000xxxxx"
RA = "00000010"		IOCA Page0 = "00000000"	IOCA Page1 = "00000000"
RB = "0000x000"		IOCB Page0 = "00000000"	IOCB Page1 = "00000000"
RC = "000000000"		IOCC Page0 = "xxxxxxxx"	IOCC Page1 = "00000000"
RD = "xxxxxxxxx"		IOCD Page0 = "00000000"	IOCD Page1 = "00000000"
RE = "000000000"		IOCE Page0 = "00000000"	IOCE Page1 = "00000000"
RF = "00000000"		IOCF = "00000000"	

The controller can be awakened from SLEEP mode (execution of "SLEP" instruction, named as SLEEP mode) by (1) WDT time-out (if enabled) (2) external input at PORT9. After CPU is wake-up, user should control Watchdog in case of reset in GREEN mode or NORMAL mode. These two cases will set a RF flag.

VII.6 Interrupt

The CALLER ID IC has internal interrupts which are falling edge triggered, as follows: TCC timer overflow interrupt (internal), two 8-bit counters overflow interrupt.

If these interrupt sources change signal from high to low, then RF register will generate '1' flag to corresponding register if you enable IOCF register.

RF is the interrupt status register which records the interrupt request in flag bit. IOCF is the interrupt mask register. Global interrupt is enabled by ENI instruction and is disabled by DISI instruction. When one of the interrupts (when enabled) generated, will cause the next instruction to be fetched from address 008H. Once in the interrupt service routine the source of the interrupt can be determined by polling the flag bits in the RF register. The interrupt flag bit must be cleared in software before leaving the interrupt service routine and enabling interrupts to avoid recursive interrupts.

There are four external interrupt pins including INT0, INT1, INT2, INT3. And four internal counters interrupt available.

External interrupt INT0, INT1, INT2, INT3 signals are from PORT7 bit0 to bit3. If IOCF is enable then these signal will cause interrupt, or these signals will be treated as general input data.

After reset, the next instruction will be fetched from address 000H and the instruction interrupt is 001H and the hardware interrupt is 008H.

TCC will go to address 0x08 in GREEN mode or NORMAL mode after time out. These two cases will set a RF flag.

VII.7 Instruction Set

Instruction set has the following features:

- (1) Every bit of any register can be set, cleared, or tested directly.
- (2) The I/O register can be regarded as general register. That is, the same instruction can operate on I/O register. The symbol "R" represents a register designator which specifies which one of the 64 registers (including operational registers and general purpose registers) is to be utilized by the instruction. Bits 6 and 7 in R4 determine the selected register bank. "b" represents a bit field designator which selects the number of the bit, located in the register "R", affected by the operation. "k" represents an 8 or 10-bit constant or literal value.

INSTRUCTION BINARY				STATUS
	HEX	MNEMONIC	OPERATION	AFFECTED
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	C
0 0000 0000 0010	0002	CONTW	$A \rightarrow CONT$	None
0 0000 0000 0011	0003	SLEP	$0 \rightarrow WDT$, Stop oscillator	T,P
0 0000 0000 0100	0004	WDTC	$0 \to WDT$	T,P

^{*} This specification are subject to be changed without notice.



0	0000	0000	rrrr	000r	IOW R	A NIOCP	None
0	0000	0000	0000	0010	ENI	$A \rightarrow IOCR$ Enable Interrupt	None
0	0000	0001	0001	0010	DISI	Disable Interrupt	None
0	0000	0001	0010	0011	RET	[Top of Stack] → PC	None
0	0000	0001	0010	0012	RETI	$[Top of Stack] \rightarrow PC$ $[Top of Stack] \rightarrow PC$	None
U	0000	0001	0011	0013	KL11	[1 op of Stack] → PC Enable Interrupt	TAOHC
0	0000	0001	0100	0014	CONTR	CONT → A	None
0	0000	0001	rrrr	001r	IOR R	$IOCR \rightarrow A$	None
0	0000	0010	0000	0020	TBL	$R2+A \rightarrow R2$ bits 9,10 do not	
						clear	, - , -
0	0000	01rr	rrrr	00rr	MOV R,A	$A \rightarrow R$	None
0	0000	1000	0000	0080	CLRA	$0 \rightarrow A$	Z
0	0000	11rr	rrrr	00rr	CLR R	$0 \rightarrow R$	Z
0	0001	00rr	rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z,C,DC
0	0001	01rr	rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z,C,DC
0	0001	10rr	rrrr	01rr	DECA R	$R-1 \rightarrow A$	Z
0	0001	11rr	rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0	0010	00rr	rrrr	02rr	OR A,R	$A \lor VR \rightarrow A$	Z
0	0010	01rr	rrrr	02rr	OR R,A	$A \vee VR \rightarrow R$	Z
0	0010	10rr	rrrr	02rr	AND A,R	$A \& R \rightarrow A$	Z
0	0010	11rr	rrrr	02rr	AND R,A	$A \& R \rightarrow R$	Z
0	0011	00rr	rrrr	03rr	XOR A,R	$A \oplus R \rightarrow A$	Z
0	0011	01rr	rrrr	03rr	XOR R,A	$A \oplus R \rightarrow R$	Z
0	0011	10rr	rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z,C,DC
0	0011	11rr	rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z,C,DC
0	0100	00rr	rrrr	04rr	MOV A,R	$R \rightarrow A$	Z
0	0100	01rr	rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0	0100	10rr	rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0	0100	11rr	rrrr	04rr	COM R	$/R \rightarrow R$	Z
0	0101	00rr	rrrr	05rr	INCA R	$R+1 \rightarrow A$	Z
0	0101	01rr	rrrr	05rr	INC R	$R+1 \rightarrow R$	Z
0	0101	10rr	rrrr	05rr	DJZA R	$R-1 \rightarrow A$, skip if zero	None
0	0101	11rr	rrrr	05rr	DJZ R	$R-1 \rightarrow R$, skip if zero	None
0	0110	00rr	rrrr	06rr	RRCA R	$R(n) \rightarrow A(n-1)$	С
						$R(0) \rightarrow C, C \rightarrow A(7)$	
0	0110	01rr	rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1)$	C
						$R(0) \rightarrow C, C \rightarrow R(7)$	
0	0110	10rr	rrrr	06rr	RLCA R	$R(n) \rightarrow A(n+1)$	C
						$R(7) \rightarrow C, C \rightarrow A(0)$	
0	0110	11rr	rrrr	06rr	RLC R	$R(n) \rightarrow R(n+1)$	С
	04::					$R(7) \rightarrow C, C \rightarrow R(0)$	
0	0111	00rr	rrrr	07rr	SWAPA R	$R(0-3) \to A(4-7)$	None
	0111	0.1		0.7	CHIAD D	$R(4-7) \to A(0-3)$	3 Y
0	0111	01rr	rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0	0111	10rr	rrrr	07rr	JZA R	$R+1 \rightarrow A$, skip if zero	None
0	0111	11rr	rrrr	07rr	JZ R	$R+1 \rightarrow R$, skip if zero	None
0	100b	bbrr	rrrr	0xxx	BC R,b	$0 \to R(b)$	None
0	101b	bbrr	rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None
0	110b	bbrr	rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0	111b	bbrr	1-1-1-1-	0xxx	JBS R,b	if R(b)=1, skip	None
1	00kk	kkkk	kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP]$	None

^{*} This specification are subject to be changed without notice.



Г						$(Page, k) \rightarrow PC$	
1	01kk	kkkk	kkkk	1kkk	JMP k	$(Page, k) \rightarrow PC$	None
1	1000	kkkk	kkkk	18kk	MOV A,k	$k \to A$	None
1	1001	kkkk	kkkk	19kk	OR A,k	$A \lor k \to A$	Z
1	1010	kkkk	kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z
1	1011	kkkk	kkkk	1Bkk	XOR A,k	$A \oplus k \rightarrow A$	Z
1	1100	kkkk	kkkk	1Ckk	RETL k	$k \rightarrow A$, [Top of Stack] $\rightarrow PC$	None
1	1101	kkkk	kkkk	1Dkk	SUB A,k	$k-A \rightarrow A$	Z,C,DC
1	1110	0000	0001	1E01	INT	$PC+1 \rightarrow [SP]$	None
						$001H \rightarrow PC$	
1	1110	1000	kkkk	1E8k	PAGE k	K->R5	None
1	1111	kkkk	kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z,C,DC

VII.8 CODE Option Register

The IC has one CODE option register which is not part of the normal program memory. The option bits cannot be accessed during normal program execution.

		- 0										
12	11	10	9	8	7	6	5	4	3	2	1	0
•												/POVD

Bit 0 (/POVD): Power on voltage detector reset.

 $0 \rightarrow \text{enable}$

1 → disable

For VDD = 3.3V, the /POVD reset voltage

/POVD	1.8 V /POVD	1.6V power on	sleep mode
	reset	reset	current
1	No	yes	1uA
0	yes	no	биА

Ps. When /POVD is disabled, the CPU reset is by power on reset circuit. When /POVD is enabled, the CPU reset is by /POVD reset circuit.

Bit 1 ~ Bit 12: unused

* This specification are subject to be changed without notice.

10/07/2004 V2.0



VII.10 Energy Detector (DED)




Fig.12 DED diagram

The Energy Detector is differential input and zero crossing detector namead as DED. It can detect any incoming AC signal above its threshold level and output corresponding zero-crossing frequency pulse. For very low power concern, there is no any signal filtering circuit in DED circuit so the user need to have his software algorithm to judge incoming signal by reading its output DEDD bit. For this energy detector, the user can set it's minimum detection threshold level at -30 dBm or -45 dBm by DEDTHD bit. All the minimum detection value can be achieved under input capacitor around $1000 \text{pF} \sim 4700 \text{pF}$ and input resistor around $22 \text{k} \sim 100 \text{k}$ ohms. The energy detector has power control by IOCA PAGE1 bit 1 (DEDPWR).

Register bits of Energy Detector:

Register bits	Descriptions
RB bit 3 (DEDD)	DEDD : Output data of DED
RB bit 7 (EDGE)	EDGE : edge control of DED output data
	0/1 => Falling edge trig. / Rising edge trig.&Falling edge trig.
RE bit 0 (/WUEDD)	/WUEDD : Wake-up control of DED output data
	1/0 => enable/disable
RF bit 7 (EDD)	EDD: Interrupt flag of DED output data
IOCF bit 7 (EDD)	EDD: Interrupt mask of DED output data
	1/0 → enable/disable interrupt of EDD output data
IOCA PAGE1 bit 0	DEDTHD : Minimum detection threshold of DED
(DEDTHD)	0/1 → -45dBm/-30dBm
IOCA PAGE1 bit 1	DEDPWR : Power control of DED
(DEDPWR)	0/1 → power off/power on
IOCA PAGE1 bit 2	Bit 2 (EGCLK): Operating clock for DED
(EGCLK)	0/1 → 32.768kHz/3.5826MHz

^{*} This specification are subject to be changed without notice.



VII.12 LCD Driver

The CALLER ID IC can drive LCD directly and has 60 segments and 16 commons that can drive 60*16 dots totally. LCD block is made up of LCD driver, display RAM, segment output pins, common output pins and LCD operating power supply pins.

Duty, bias, the number of segment, the number of common and frame frequency are determined by LCD mode register. LCD control register.

The basic structure contains a timing control which uses the basic frequency 32.768KHz to generate the proper timing for different duty and display access. RE register is a command register for LCD driver, the LCD display(disable, enable, blanking) is controlled by LCD_C and the driving duty and bias is decided by LCD_M and the display data is stored in data RAM which address and data access controlled by registers RC and RD.




Fig.13 LCD driver control

VII.12.1 LCD Driver Control

RE(LCD Driver Control)(initial state "00000000")

TELEB BITTER CONTROL/IIII BLACE				<i>ate</i> 00000	000)			
	7	6	5	4	3	2	1	0
						LCD_C2	LCD_C1	

Bit 1 ~ 2 (LCD_C1,LCD_C2): LCD display enable or blanking

The display duty change must set the (LCD_C2,LCD_C1) to (0,0).

(LCD_C2,LCD_C1)	LCD Display Control	duty	bias
(0,0)	Disable(turn off LCD)	(*1)	1/4
		(*1)	1/4
(0,1)	Blanking	:	
(1,1)	LCD display enable	:	

^{*1. 1/8} or 1/4 duty depends on IOCA PAGE1 bit4 (LCDM)

VII.12.2 LCD display area

The LCD display data is stored in the data RAM. The relation of data area and COM/SEG pin is as below: The relation of data area and COM/SEG pin is as below:

COM7 ~ COM0	
00H (Bit7 ~ Bit0)	SEG0
01H	SEG1
:	:
17H	SEG23

^{*} This specification are subject to be changed without notice.



18H	(empty)
:	:
1FH	(empty)

IOCB(LCD Display RAM address)

7	6	5	4	3	2	1	0
_	-	-	LCDA4	LCDA3	LCDA2	LCDA1	LCDA0

^{*} Bit 0 ~ Bit 5 : select LCD Display RAM addresses up to 23.

LCD RAM can be write whether in enable or disable mode and read only in disable mode.

IOCC (LCD Display data): Bit 0 ~ Bit 7 are LCD data.

VII.12.3 LCD COM and SEG signal

COM signal: The number of COM pins varies according to the duty cycle used, as following: in 1/8 duty or 1/4 duty mode

	COM0	COM1	COM2	COM3	COM4	COM5	COM6	COM7
1/8	0	0	0	0	0	0	0	0
1/4	0	0	0	0	X	X	X	X

x : open, o : select,

SEG signal: The 40 segment signal pins are connected to the corresponding display RAM address 0 to 39. The high bit and the low bit (bit7 down to bit0) are correlated to COM7 to COM0 respectively. For 8-COM mode, COM7 to COM0 and LCD RAM IOCC PAGE0 bit0~7 are used. For 4-COM mode, COM3 to COM0 and LCD RAM only IOCC PAGE0 bit0~bit3 are used

When a bit of display RAM is 1, a select signal is sent to the corresponding segment pin, and when the bit is 0, a non-select signal is sent to the corresponding segment pin.

*COM, SEG and Select/Non-select signal is shown as following:

^{*} This specification are subject to be changed without notice.






Fig.14 LCD wave 1/4 bias, 1/8 duty or 1/4 duty



VIII. Absolute Operation Maximum Ratings

RATING	SYMBOL	VALUE	UNIT
DC SUPPLY VOLTAGE	Vdd	-0.3 To 3.6	V
INPUT VOLTAGE	Vin	-0.3 TO Vdd +0.5	V
OPERATING TEMPERATURE RANGE	Ta	0 TO 70	

IX DC Electrical Characteristic

(Ta=0°C ~ 70°C, VDD=3.3V±5%, VSS=0V)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
IIL1	Input Leakage Current for input pins				±1	μΑ
IIL2	Input Leakage Current for bi-directional pins	VIN = VDD, VSS			±1	μΑ
VIH	Input High Voltage		2.5			V
VIL	Input Low Voltage				0.8	V
VIHT	Input High Threshold Voltage	/RESET, TCC, RDET1	2.0			V
VILT	Input Low Threshold Voltage	/RESET, TCC,RDET1			0.8	V
VIHX	Clock Input High Voltage	OSCI	3.5			V
VILX	Clock Input Low Voltage	OSCI			1.5	V
VOH1	Output High Voltage (port5,6,7,8)	IOH = -1.6mA	2.4			V
	(port9)	IOH = -6.0 mA	2.4			V
VOL1	Output Low Voltage (port5,6,7,8)	IOL = 1.6mA			0.4	V
	(port9)	IOL = 6.0 mA			0.4	V
Vcom	Com voltage drop	Io=+/- 50 uA	-	-	2.9	V
Vseg	Segment voltage drop	Io=+/- 50 uA	-	-	3.8	V
Vlcd	LCD drive reference voltage	Contrast adjustment				
IPH	Pull-high current	Pull-high active input pin at VSS		-15	-20	μΑ
ISB1	Power down current (SLEEP mode) POVD disable	All input and I/O pin at VDD, output pin floating, WDT disabled		1	4	μΑ
	Power down current (SLEEP mode) POVD enable			5	15	uA
ISB2	Low clock current (GREEN mode) POVD disable	CLK=32.768KHz,TONE block disable, All input and I/O pin at VDD, output pin		35	50	μΑ
	Low clock current (GREEN mode) POVD enable	floating, WDT disabled, LCD disable		45	65	uA
ISB4	Low clock current (GREEN mode) POVD disable, DED enable	CLK=32.768KHz, All input and I/O pin at VDD, output pin floating, WDT disabled, LCD disable, other analog		55	75	μΑ
	Low clock current (GREEN mode)	Circuits disabled		65	90	uA

^{*} This specification are subject to be changed without notice.



	POVD enable, DED enable					
ICC		/RESET=High, CLK=3.5826MHz, output pin floating, other analog circuits disabled		0.48	1.0	mA
Vref2	Tone generator reference voltage		0.5		0.7	VDD
V1rms	Tone1 signal strength	Root mean square voltage	130	155	180	mV
V2rms	Tone2 signal strength	Root mean square voltage	1.259V	1rms		mV

Ps. V1rms and V2rms has 2 dB difference. It means $20\log(V2\text{rms/V1rms}) = 20\log1.259 = 2 \text{ (dB)}$

Energy Detector (DED) (Ta=0°C ~ 70°C, VDD=3.3V±5%, VSS=0V)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Not including MCU and		15	20	uA
		other parts				

Current D/A (Ta= 0° C ~ 70° C, VDD=3.3V $\pm 5\%$, VSS=0V)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
Icc	Max. output current for	IOC5 PAGE1 bit0~3 =1111	3	5	6	mA
	current D/A volume control					

IX AC Electrical Characteristic

 $(Ta=0^{\circ}C \sim 70^{\circ}C, VDD=3.3V, VSS=0V)$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dclk	Input CLK duty cycle		45	50	55	%
Tins	Instruction cycle time	32.768KHz 3.5826MHz		60 550		us ns
Tdrh	Device delay hold time			18		ms
Ttcc	TCC input period	Note 1	(Tins+20) /N			ns
Twdt	Watchdog timer period	Ta = 25°C		18		ms

Note 1: N= selected prescaler ratio.

	1. N= selected prescaler ratio.	1	ı	T T	1
Tdiea	Delay from Phase 3 end to INSEND active	Cl=100pF		30	ns
Tdiei	Delay from Phase 4 end to INSEND inactive	Cl=100pF		30	ns
Tiew	INSEND pulse width		30		ns
Tdca	Delay from Phase 4 end to CA Bus valid	C1=100pF		30	ns
Tacc	ROM data access time		100		ns
Tcds	ROM data setup time		20		ns
Tcdh	ROM data hold time		20		ns
Tdca-1	Delay time of CA-1	C1=100pF		30	ns

Note 1: N= selected prescaler ratio.

(DED AC Characteristic)(Vdd=+3.3V,Ta=+25)


CHARACTERISTIC	MIN	TYP	MAX	UNIT
Input sensitivity TIP and RING for DED, DEDTHD bit=0		-45		dBm
Input sensitivity TIP and RING for DED, DEDTHD bit=1		-25		dBm

^{*} This specification are subject to be changed without notice.




XI. Timing Diagrams

AC Test Input/Output Waveform



AC Testing: Input are driven at 2.4V for logic "1", and 0.45V for logic "0". Timing measurements are made at 2.0V for logic "1", and 0.8V for logic "0".

RESET Timing



TCC Input Timing




Fig.15 AC timing

^{*} This specification are subject to be changed without notice.



XII. Application Circuit




Fig.16 Application circuit




Fig.17 Power Concern in Application

^{*} This specification are subject to be changed without notice.