



義隆電子股份有限公司

ELAN MICROELECTRONICS CORP.

EM78811

8-bit CID MCU

Version 1.1

ELAN MICROELECTRONICS CORP.

No. 12, Innovation 1st RD., Science-Based Industrial Park

Hsin Chu City, Taiwan, R.O.C.

TEL: (03) 5639977

FAX: (03)5782037(SL) 5780617 (SA2)



義隆電子股份有限公司

ELAN MICROELECTRONICS CORP.

Version History

Specification Revision History		
Version	Content	Release Date
EM78***		
1.0	Initial version	1997/09/19
1.1		2002/12/11



User Application Note

(Before using this chip, take a look at the following description note, it includes important messages.)


1. There are some undefined or not existent bits in the registers. For these bits, user need to take more care on them while program use them as data to execute logic or math operations. Because these bits are not relative to chip function, they never test in the factory. We use different symbols to recognize them.

“0” or “1” → value always equal to 0 or value always equal to 1, (not existent, read only)

“-“ → value unknown, (not existent) undefined bits do not allow to use.

“x” → (general purpose) undefined bits do not allow to use as RAM or other data read, write or read/write.

2. You will see some names for the register bits definitions. Some name will be appear very frequently in the whole spec. The following describes the meaning for the register's definitions such as bit type, bit name, bit number and so on.



4. Table list for undefined or not existent bits in the registers.



I. General Description

The EM78811 is an 8-bit CID (Call Identification) RISC type microprocessor with low power , high speed CMOS technology . Integrated onto a single chip are on_chip watchdog (WDT) , RAM , ROM , programmable real time clock /counter , internal interrupt , power down mode , LCD driver , FSK decoder , DTMF generator and tri-state I/O . The EM78811 provides a single chip solution to design a CID of calling message_display .

II. Feature

CPU

- Operating voltage range : 2.5V ~ 5.5V
- 16K× 13 on chip ROM
- 2.8K× 8 on chip RAM
- Up to 32 bi-directional tri-state I/O ports
- level stack for subroutine nesting
- 8-bit real time clock/counter (TCC)
- Two sets of 8 bit counters can be interrupt sources
- Selective signal sources and trigger edges , and with overflow interrupt
- Programmable free running on chip watchdog timer
- 99.9% single instruction cycle commands
- Four modes (internal clock 3.679MHz)
 1. Sleep mode : CPU and 3.679MHz clock turn off, 32.768KHz clock turn off
 2. Idle mode : CPU and 3.679MHz clock turn off, 32.768KHz clock turn on
 3. Green mode : 3.679MHz clock turn off, CPU and 32.768KHz clock turn on
 4. Normal mode : 3.679MHz clock turn on , CPU and 32.768KHz clock turn on
- Ring on voltage detector and low battery detector
- Input port wake up function
- 8 interrupt source , 4 external , 4 internal
- 100 pin QFP or chip
- Port key scan function
- Port interrupt , pull high and open drain functions
- Clock frequency 32.768KHz

CID

- Operation Voltage 3.5 ~ 5.5V for FSK
- Operation Voltage 2.5 ~ 5.5V for DTMF
- Bell 202 , V.23 FSK demodulator
- DTMF generator
- Ring detector on chip

LCD

- LCD operation voltage chosen by software
- Common driver pins : 16
- Segment driver pins : 60
- 1/4 bias
- 1/8, 1/16 duty

III. Application

1. adjunct units
2. answering machines
3. feature phones



IV.Pin Configuration




Fig1. Pin Assignment

OTP connection pin

	IC pin	Writer pin
1	VDD	VDD
2	RESET	VPP
3	PORT77	DINCLK
4	PORT76	ACLK
5	PORT75	PGMB
6	PORT74	OEB
7	PORT73	DIN
8	GND	GND

V.Functional Block Diagram




Fig2. Block diagram1




Fig3. Block diagram2



VI.Pin Descriptions

PIN	I/O	DESCRIPTION
VDD1,VDD2 AVDD	POWER	digital power analog power
VSS1,VSS2 AVSS	POWER	digital ground analog ground
Xtin	I	Input pin for 32.768 kHz oscillator
Xtout	O	Output pin for 32.768 kHz oscillator
COM0..COM7 COM8..COM15	O O (PORT6)	Common driver pins of LCD drivers
SEG0...SEG43 SEG44..SEG51 SEG52..SEG59	O O (PORT8) O (PORT9)	Segment driver pins of LCD drivers PORT9 AS FUNCTION KEY CAN WAKE UP WATCHDOG.
PLLC	I	Phase loop lock capacitor, connect a capacitor 0.01u to 0.047u with AVSS
TIP	I	Should be connected with TIP side of twisted pair lines
RING	I	Should be connected with TIP side of twisted pair lines
RDET1	I	Detect the energy on the twisted pair lines . These two pins coupled to the twisted pair lines through an attenuating network.
/RING TIME	I	Determine if the incoming ring is valid.An RC network may be connected to the pin.
INT0 INT1 INT2 INT3	PORT7(0) PORT7(1) PORT7(2) PORT7(3) PORT7(4:7)	PORT7(0)~PORT7(3) signal can be interrupt signals. IO port
P7.0 ~P7.7	PORT7	PORT 7 can be INPUT or OUTPUT port each bit. Internal Pull high function. Key scan function. Bit6,7 open drain function
P6.0 ~P6.7	PORT6	PORT 6 can be INPUT or OUTPUT port each bit. And shared with Common signal.
P8.0 ~P8.7	PORT8	PORT 8 can be INPUT or OUTPUT port each bit. And shared with Segment signal.
P9.0 ~P9.7	PORT9	PORT 9 can be INPUT or OUTPUT port each bit. And can be set to wake up watch dog timer. And shared with Segment signal.
TEST	I	Test pin into test mode , normal low
DTMF	O	DTMF tone output
RESET	I	

VII.Functional Descriptions

VII.1 Operational Registers

1. R0 (Indirect Addressing Register)

* R0 is not a physically implemented register. It is useful as indirect addressing pointer. Any instruction using R0 as register actually accesses data pointed by the RAM Select Register (R4).

2. R1 (TCC)

* Increased by an external signal edge applied to TCC , or by the instruction cycle clock.

Written and read by the program as any other register.

3. R2 (Program Counter)

- * The structure is depicted in Fig. 4.
- * Generates $16K \times 13$ on-chip ROM addresses to the relative programming instruction codes.
- * "JMP" instruction allows the direct loading of the low 10 program counter bits.
- * "CALL" instruction loads the low 10 bits of the PC, PC+1, and then push into the stack.
- * "RET" ("RETL k", "RETI") instruction loads the program counter with the contents at the top of stack.
- * "MOV R2,A" allows the loading of an address from the A register to the PC, and the ninth and tenth bits are cleared to "0".
- * "ADD R2,A" allows a relative address be added to the current PC, and contents of the ninth and tenth bits are cleared to "0".
- * "TBL" allows a relative address be added to the current PC, and contents of the ninth and tenth bits don't change. The most significant bit (A10~A13) will be loaded with the content of bit PS0~PS3 in the status register (R5) upon the execution of a "JMP", "CALL", "ADD R2,A", or "MOV R2,A" instruction.




Fig.4 Program counter organization




Fig.5 Data memory configuration

4. R3 (Status Register)

7	6	5	4	3	2	1	0
-	page	-	T	P	Z	DC	C

- * Bit 0 (C) Carry flag
- * Bit 1 (DC) Auxiliary carry flag
- * Bit 2 (Z) Zero flag
- * Bit 3 (P) Power down bit. Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP" command.
- * Bit 4 (T) Time-out bit. Set to 1 by the "SLEP" and "WDTC" command, or during power up and reset to 0 by WDT timeout.

EVENT	T	P	REMARK
WDT wake up from sleep mode	0	0	
WDT time out (not sleep mode)	0	1	
/RESET wake up from sleep	1	0	
power up	1	1	
Low pulse on /RESET	x	x	x .. don't care

- * Bit 5 unused
- * Bit 6 PAGE : change IOCB ~ IOCE to another page , 0/1 => page0 / page1
- * Bit 7 unused



5. R4 (RAM Select Register)

- * Bits 0 ~ 5 are used to select up to 64 registers in the indirect addressing mode.
- * Bits 6 ~ 7 determine which bank is activated among the 4 banks.
- * See the configuration of the data memory in Fig. 5.

6. R5 (Program Page Select Register)

7	6	5	4	3	2	1	0
-	-	-	-	PS3	PS2	PS1	PS0

* Bit 0 (PS0) ~ 3 (PS3) Page select bits

Page select bits

PS3	PS2	PS1	PS0	Program memory page (Address)
0	0	0	0	Page 0
0	0	0	1	Page 1
0	0	1	0	Page 2
0	0	1	1	Page 3
0	1	0	0	Page 4
0	1	0	1	Page 5
0	1	1	0	Page 6
0	1	1	1	Page 7
1	0	0	0	Page 8
1	0	0	1	Page 9
1	0	1	0	Page 10
1	0	1	1	Page 11
1	1	0	0	Page 12
1	1	0	1	Page 13
1	1	1	0	Page 14
1	1	1	1	Page 15

*User can use PAGE instruction to change page. To maintain program page by user. Otherwise, user can use far jump (FJMP) or far call (FCALL) instructions to program user's code. And the program page is maintained by EMC's compiler. It will change user's program by inserting instructions within program.

*Bit4~7 : unused

6. R6 ~ R9 (Port 6 ~ Port 9)

* Four 8-bit I/O registers.

7. RA (FSK Status Register)(bit 0,1,2,4 read only)

7	6	5	4	3	2	1	0
IDLE	/358E	/LPD	/LOW_BAT	/FSKPWR	DATA	/CD	/RD

* Bit0 (Read Only) (Ring detect signal) 0/1 : Ring Valid/Ring Invalid

* Bit1 (Read Only) (Carrier detect signal) 0/1 : Carrier Valid/Carrier Invalid

* Bit2 (Read Only) (FSK demodulator output signal)

Fsk data transmitted in a baud rate 1200 Hz. Data from FSK demodulator when /CD is low.

* Bit3 (read/write) (FSK block power up signal)

1/0 : FSK demodulator block power up/FSK demodulator power down

* The relation between Bit0 to Bit3 is shown in Fig.6.




Fig6. The relation between Bit0 to Bit3.

* Bit4(Read Only)(Low battery signal) 0/1 = Battery voltage is low/Normal .

If the battery voltage is under 3.6V then sends a '0' signal to RA register bit4 or a '1' signal to this Bit if VDD is over 3.8V.

* Bit5(read/Write)(Low battery detect enable)

0/1 = low battery detect DISABLE/ENABLE.

The relation between /LPD,/POVD and /LOW_BAT can see Fig7.




Fig7. The relation between /LPD,/POVD

* Bit6(read/write)(PLL enable signal)

0/1=DISABLE/ENABLE

The relation between 32.768K and 3.679M can see Fig8.




Fig8. The relation between 32.768K and 3.679K .

* Bit7 IDLE: sleep mode selection bit

0/1=sleep mode/IDLE mode. This bit will decide SLEP instruction which mode to go.

These two modes can be waken up by TCC clock or Watch Dog or PORT9 and run from "SLEP" next instruction.



	SLEEP mode	IDLE mode	GREEN mode	NORMAL mode
	RA(7,6)=(0,0) + SLEP	RA(7,6)=(1,0) + SLEP	RA(7,6)=(x,0) no SLEP	RA(7,6)=(x,1) no SLEP
TCC time out	X	Wake-up + Interrupt + Next instruction	Interrupt	Interrupt
WDT time out	RESET	Wake-up + Next instruction	RESET	RESET
Port9 wake-up	RESET	Wake-up + Next instruction	RESET	RESET

Example: (How to release from IDLE with a TCC timer. P97 is an input key and user can change P97 with RINGTIME pin or other pin of PORT9.)

```

;=====
LOOP:                                ;MAIN PROGRAM
    NOP                            ; :
    NOP                            ; :
    JBS    0X09,7                  ;KEY release?
    JMP LOOP                        ;No, Jump to main program
;==INTO IDLE MODE=====
    BS     0X0E,5                  ;Enable PORT9 wakeup
    SLEP                                ;debounce 16.2mS
    BC     0X0E,5                  ;Disable
    JBC    0X09,7                  ; Wakeup by P97?
    JMP    LOOP                    ;No, wakeup by TCC
;=====
    BS     0X0E,6                  ;Yes, enable watch dog wakeup
    SLEP                                ;debounce 16.2mS
    BC     0X0E,6
;=====
    MOV    A,TCC                    ;Read TCC
    MOV    TCC_BUFFER,A            ;Save the TCC value
    MOV    A,@0XFE
    MOV    TCC,A                    ;Set a short wakeup time
    BS     FLAGREG,INC_FLAG         ;Tcc will not increase after wakeup
    SLEP
;=====
    MOV    A,TCC_BUFFER            ;RETURN TCC TIMER
    ADD    A,@3                    ;NOTE3!!!!!! ;COMPENSATE 0XFF

```



```

MOV    TCC,A                ;WRITE TO TCC
BC     FLAGREG,INC_FLAG    ;CLEAR INC FLAG
NOP
JMP    LOOP
;===END IDLE mode=====

```

8. RB(DTMF tone row and column register) (read/write)

7	6	5	4	3	2	1	0
c7	c6	c5	c4	r3	r2	r1	r0

- * Bit 0 - Bit 3 are row-frequency tone.
- * Bit 4 - Bit 7 are column-frequency tone.
- * Initial RB is equal to high. Bit 7 ~ 0 are all "1", turn off DTMF power .

bit 3~0	Row freq				
1110	699.2Hz	1	2	3	A
1101	771.6Hz	4	5	6	B
1011	854Hz	7	8	9	C
0111	940.1Hz	*	0	#	D
Column freq		1203Hz	1331.8Hz	1472Hz	1645.2Hz
bit 7~4		1110	1101	1011	0111

9. RC(CALLER ID address)(read/write)

7	6	5	4	3	2	1	0
CIDA7	CIDA6	CIDA5	CIDA4	CIDA3	CIDA2	CIDA1	CIDA0

- * Bit 0 ~ Bit 7 select CALLER ID RAM address up to 256.

10. RD(CALLER ID RAM data)(read/write)

- * Bit 0 ~ Bit 8 are CALLER ID RAM data transfer register.
- User can see IOCA register how to select CID RAM banks.

11. RE(LCD Driver, WDT Control)(read/write)

7	6	5	4	3	2	1	0
-	/WDTE	/WUP9H	/WUP9L	/WURING	LCD_C2	LCD_C1	LCD_M

- * Bit0 (LCD_M):LCD_M decides the methods, including duty, bias, and frame frequency.
- * Bit1~Bit2 (LCD_C#):LCD_C# decides the LCD display enable or blanking. change the display duty must set the "LCD_C2,LCD_C1" to "00".

LCD_C2,LCD_C1	LCD Display Control	LCD_M	duty	bias
0 0	change duty Disable(turn off LCD)	0	1/16	1/4
0 1	Blanking	1	1/8	1/4
1 1	LCD display enable	:	:	:

- * Bit3 (/WURING, RING Wake Up Enable): used to enable the wake-up function of /RINGTIME input pin. (1/0=enable/disable)



- * Bit4 (/WUP9L, PORT9 low nibble Wake Up Enable): used to enable the wake-up function of low nibble in PORT9.(1/0=enable/disable)
- * Bit5 (/WUP9H, PORT9 high nibble Wake Up Enable): used to enable the wake-up function of high nibble in PORT9.(1/0=enable/disable)
- * Bit6 (/WDTE, Watch Dog Timer Enable)
Control bit used to enable Watchdog timer.(1/0=enable/disable)
The relation between Bit3 to Bit6 can see the diagram 9.
- * Bit7 unused




fig.9 Wake up function and control signal

12. RF (Interrupt Status Register)

7	6	5	4	3	2	1	0
INT3	FSKDATA	C8_2	C8_1	INT2	INT1	INT0	TCIF

- * "1" means interrupt request, "0" means non-interrupt
- * Bit 0 (TCIF) TCC timer overflow interrupt flag. Set when TCC timer overflows .
- * Bit 1 (INT0) external INT0 pin interrupt flag .
- * Bit 2 (INT1) external INT1 pin interrupt flag .
- * Bit 3 (INT2) external INT2 pin interrupt flag .
- * Bit 4 (C8_1) internal 8 bit counter interrupt flag .
- * Bit 5 (C8_2) internal 8 bit counter interrupt flag .
- * Bit 6 (FSKDATA) FSK data interrupt flag
- * Bit 7 (INT3) external INT3 pin interrupt flag.
- * High to low edge trigger , Refer to the Interrupt subsection.
- * IOCF is the interrupt mask register. User can read and clear.

13. R10~R3F (General Purpose Register)

- * R10~R3F (Banks 0~3) all are general purpose registers.



VII.2 Special Purpose Registers

1. A (Accumulator)

- * Internal data transfer, or instruction operand holding
- * It's not an addressable register.

2. CONT (Control Register)

7	6	5	4	3	2	1	0
-	INT	TS	-	PAB	PSR2	PSR1	PSR0

* Bit 0 (PSR0) ~ Bit 2 (PSR2) TCC/WDT prescaler bits.

PSR2	PSR1	PSR0	TCC Rate	WDT Rate
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

* Bit 3 (PAB) Prescaler assignment bit.
0/1 : TCC/WDT

* Bit 4 unused

* Bit 5 (TS) TCC signal source
0: internal instruction cycle clock
1: 16.38KHz

* Bit 6 : (INT)INT enable flag
0: interrupt masked by DISI or hardware interrupt
1: interrupt enabled by ENI/RETI instructions

* Bit 7 : unused

* CONT register is readable and writable.

3. IOC6 ~ IOC9 (I/O Port Control Register)

- * Five I/O direction control registers.
- * "1" put the relative I/O pin into high impedance, while "0" put the relative I/O pin as output.
- * User can see IOCB register how to switch to normal I/O port.

4. IOCA (CALLER ID RAM,IO ,PAGE Control Register)(read/write,initial "00000000")

7	6	5	4	3	2	1	0
P8SH	P8SL	-	CALL_4	CALL_3	CALL_2	CALL_1	0

* Bit0 unused

* Bit4~Bit1:"000" to "1001" are ten blocks of CALLER ID RAM area. User can use 2.5K RAM with RC ram address.

* Bit 5 unused

* Bit6: port8 low nibble switch, 0/1= normal I/O port/SEGMENT output .

* Bit7: port8 high nibble switch , 0/1= normal I/O port/SEGMENT output



5. IOCB (LCD ADDRESS)

PAGE0 : Bit6 ~ Bit0 = LCDA6 ~ LCDA0

The LCD display data is stored in the data RAM . The relation of data area and COM/SEG pin is as below:

COM15 ~ COM8	COM7 ~ COM0	
40H (Bit15 ~ Bit8)	00H (Bit7 ~ Bit0)	SEG0
41H	01H	SEG1
:	:	:
:	:	:
7BH	3BH	SEG59
7CH	3CH	Empty
7DH	3DH	Empty
7EH	3EH	Empty
7FH	3FH	Empty

PAGE1 : 8 bit up-counter (COUNTER1) preset and read out register . (write = preset) . After a interruption , it will count from "00".

6. IOCC (LCD DATA)

PAGE0 : Bit7 ~ Bit0 = LCD RAM data register

PAGE1 : 8 bit up-counter (COUNTER2) preset and read out register . (write = preset) . After a interruption , it will count from "00".

7. IOCD (Pull-high Control Register)

PAGE0:

7	6	5	4	3	2	1	0
PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0

* Bit 0 ~ 7 (/PH#) Control bit used to enable the pull-high of PORT7(#) pin.

1: Enable internal pull-high

0: Disable internal pull-high

8. IOCE (Bias,PLL Control Register)

PAGE0 :

7	6	5	4	3	2	1	0
P9SH	P9SL	P6S	Bias3	Bias2	Bias1	0	SC

* Bit 0 :SC (SCAN KEY signal) 0/1 = disable/enable. Once you enable this bit , all of the LCD signal will have a low pulse during a common period. This pulse has 30us width. Please use the procedure to implement the key scan function.

- set port7 as input port
- set IOCD page0 port7 pull high
- enable scan key signal
- Once push a key . Set RA(6)=1 and switch to normal mode.
- Blank LCD. Disable scan key signal.
- Set P6S =0. Port6 sent probe signal to port7 and read port7. Get the key.
- Note!! A probe signal should be delay a instruction at least to another probe signal.
- Set P6S =1. Port6 as LCD signal. Enable LCD.

PS. If user may use two key or more , you must connect a PNP transistor as the buffer.

Example:




Fig.10. Key scan circuit




Fig.11.key scan signal

- * Bit 1 : zero
- * Bit 2~4 (Bias1~Bias3) Control bits used to choose LCD operation voltage .

LCD operate voltage	Vop (VDD 5V)	VDD=5V
000	0.60VDD	3.0V
001	0.66VDD	3.3V



010	0.74VDD	3.7V
011	0.82VDD	4.0V
100	0.87VDD	4.4V
101	0.93VDD	4.7V
110	0.96VDD	4.8V
111	1.00VDD	5.0V

- * Bit5:port6 switch , 0/1= normal I/O port/COMMON output
- * Bit6:port9 low nibble switch , 0/1= normal I/O port/SEGMENT output . Bit7:port9 high nibble switch

PAGE1 :

7	6	5	4	3	2	1	0
OP77	OP76	C2S	C1S	PSC1	PSC0	CDRD	-

- * Bit0: unused
- * Bit1: cooked data or raw data select bit , 0/1 ==> cooked data/raw data
- * Bit3~Bit2: counter1 prescaler , reset=(0,0)
(PSC1,PSC0) = (0,0)=>1:1 , (0,1)=>1:2 , (1,0)=>1:4 , (1,1)=>1:8
- * Bit4:counter1 source , (0/1)=(32768Hz/3.679MHz if enable)
- * Bit5:counter2 source , (0/1)=(32768Hz/3.679MHz if enable) scale=1:1
- * Bit6:P76 opendrain control (0/1)=(disable/enable)
- * Bit7:P77 opendrain control (0/1)=(disable/enable)

9. IOCF (Interrupt Mask Register)

7	6	5	4	3	2	1	0
INT3	FSKDATA	C8_2	C8_1	INT2	INT1	INT0	TCIF

- * Bit 0 ~ 7 interrupt enable bit.
0: disable interrupt
1: enable interrupt
- * IOCF Register is readable and writable.

VII.3 TCC/WDT Prescaler

There is an 8-bit counter available as prescaler for the TCC or WDT. The prescaler is available for the TCC only or WDT only at the same time.

- An 8 bit counter is available for TCC or WDT determined by the status of the bit 3 (PAB) of the CONT register.
- See the prescaler ratio in CONT register.
- Fig. 12 depicts the circuit diagram of TCC/WDT.
- Both TCC and prescaler will be cleared by instructions which write to TCC each time.
- The prescaler will be cleared by the WDTC and SLEP instructions, when assigned to WDT mode.

-
- The diagram illustrates the internal architecture of the TCC module. It features several key components and signal paths:
- Input Section:** A 16.38KHz clock source and a TE (Timer Enable) signal are combined via an OR gate. The output of this gate, along with a TS (Timer Select) signal, is fed into a MUX (Multiplexer).
 - First MUX:** This MUX has two inputs (0 and 1). Its output (1) is connected to a second MUX.
 - Second MUX:** This MUX has two inputs (0 and 1). Its output (0) is connected to a SYNC block (2 cycles).
 - SYNC and TCC:** The SYNC block's output is connected to the TCC (R1) register. The TCC register is also connected to the Data Bus and generates a TCC overflow interrupt.
 - WDT Section:** A WDT (Watchdog Timer) block is controlled by a WDTE (Watchdog Timer Enable) signal. Its output is connected to a third MUX.
 - Third MUX:** This MUX has two inputs (0 and 1). Its output (1) is connected to an 8-bit Counter.
 - Counter and MUX:** The 8-bit Counter's output is connected to an 8-to-1 MUX. The 8-to-1 MUX is also connected to PSR0 and PSR2. Its output (0) is connected to a fourth MUX.
 - Fourth MUX:** This MUX has two inputs (0 and 1). Its output (1) is connected to a final MUX.
 - Final MUX:** This MUX has two inputs (0 and 1). Its output (1) is connected to the WDT timeout signal.

VII.4 I/O Ports

The block diagram illustrates a 1-bit full adder. It features two D flip-flops, a 2-to-1 multiplexer (MUX), and several logic gates. The inputs are PORT, PCRD, and PCWR. The output is IOD. The circuit is clocked by CLK. The first flip-flop has its D input connected to PCWR and its Q output connected to the MUX. The second flip-flop has its D input connected to PCRD and its Q output connected to the MUX. The MUX selects between the two Q outputs based on the PORT input. The output of the MUX is IOD. The circuit also includes a feedback loop from IOD to the D input of the first flip-flop.

* This specification are subject to be changed without notice.

VII.5 RESET and Wake-up

The RESET can be caused by

- (1) Power on reset, or Voltage detector
- (2) WDT timeout. (if enabled and in GREEN or NORMAL mode)

Note that only Power on reset, or only Voltage detector in Case(1) is enabled in the system by CODE Option bit. If Voltage detector is disabled, Power on reset is selected in Case (1). Refer to Fig. 14.




Fig. 14 Block diagram of Reset of controller

Once the RESET occurs, the following functions are performed.

- The oscillator is running, or will be started.
- The Program Counter (R2) is set to all "0".
- When power on, the upper 3 bits of R3 and the upper 2 bits of R4 are cleared.
- The Watchdog timer and prescaler are cleared.
- The Watchdog timer is disabled.
- The CONT register is set to all "1"
- The other register (bit7..bit0)

R5 = "00000000"		
R6 = PORT	IOC6 = "11111111"	
R7 = PORT	IOC7 = "11111111"	
R8 = PORT	IOC8 = "11111111"	
R9 = PORT	IOC9 = "11111111"	
RA = "010x0xxx"	IOCA = "00000000"	
RB = "11111111"	Page0 IOCB = "00000000"	Page1 IOCB = "00000000"
RC = "00000000"	Page0 IOCC = "0xxxxxxx"	Page1 IOCC = "00000000"
RD = "xxxxxxx"	Page0 IOCD = "00000000"	
RE = "00000000"	Page0 IOCE = "00000000"	Page1 IOCE = "00000000"
RF = "00000000"	IOCF = "00000000"	

The controller can be awakened from SLEEP mode or IDLE mode (execution of "SLEP" instruction, named as SLEEP MODE or IDLE mode) by (1)TCC time out (IDLE mode only) (2) WDT time-out (if enabled) or, (3) external input at PORT9 (4)RINGTIME pin. The four cases will cause the controller wake up and run from next instruction in IDLE mode, reset in SLEEP mode. After wake-up, user should control WATCH DOG in case of reset in GREEN mode or NORMAL mode. The last three should be open RE register before into SLEEP mode or IDLE mode. The first one case will set a flag in RF bit0. And it will go to address 0x08 when TCC generate a interrupt.



VII.6 Interrupt

The CALLER ID IC has internal interrupts which are falling edge triggered, as followed : TCC timer overflow interrupt (internal) , two 8-bit counters overflow interrupt .

If these interrupt sources change signal from high to low , then RF register will generate 'I' flag to corresponding register if you enable IOCF register.

RF is the interrupt status register which records the interrupt request in flag bit. IOCF is the interrupt mask register. Global interrupt is enabled by ENI instruction and is disabled by DISI instruction. When one of the interrupts (when enabled) generated, will cause the next instruction to be fetched from address 008H. Once in the interrupt service routine the source of the interrupt can be determined by polling the flag bits in the RF register. The interrupt flag bit must be cleared in software before leaving the interrupt service routine and enabling interrupts to avoid recursive interrupts.

There are four external interrupt pins including INT0 , INT1 , INT2 , INT3 . And four internal counter interrupt available.

External interrupt INT0 , INT1 , INT2 , INT3 signals are from PORT7 bit0 to bit3 . If IOCF is enable then these signal will cause interrupt , or these signals will be treated as general input data .

After reset, the next instruction will be fetched from address 000H and the instruction inturrept is 001H and the hardware inturrept is 008H.

TCC will go to address 0x08 in GREEN mode or NORMAL mode after time out. And it will run next instruction from "SLEP" instruction and then go to address 0x08 in IDLE mode . These two cases will set a RF flag.

VII.7 Instruction Set

Instruction set has the following features:

- (1). Every bit of any register can be set, cleared, or tested directly.
- (2). The I/O register can be regarded as general register. That is, the same instruction can operates on I/O register.

The symbol "R" represents a register designator which specifies which one of the 64 registers (including operational registers and general purpose registers) is to be utilized by the instruction. Bits 6 and 7 in R4 determine the selected register bank. "b" represents a bit field designator which selects the number of the bit, located in the register "R", affected by the operation. "k" represents an 8 or 10-bit constant or literal value.

INSTRUCTION BINARY	HEX	MNEMONIC	OPERATION	STATUS AFFECTE D
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	C
0 0000 0000 0010	0002	CONTW	A → CONT	None
0 0000 0000 0011	0003	SLEP	0 → WDT, Stop oscillator	T,P
0 0000 0000 0100	0004	WDTC	0 → WDT	T,P
0 0000 0000 rrrr	000r	IOW R	A → IOCR	None
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] → PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] → PC Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	CONT → A	None
0 0000 0001 rrrr	001r	IOR R	IOCR → A	None
0 0000 0010 0000	0020	TBL	R2+A → R2 bits 9,10 do not clear	Z,C,DC
0 0000 01rr rrrr	00rr	MOV R,A	A → R	None
0 0000 1000 0000	0080	CLRA	0 → A	Z
0 0000 11rr rrrr	00rr	CLR R	0 → R	Z

* This specification are subject to be changed without notice.



0	0001	00rr	rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z,C,DC
0	0001	01rr	rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z,C,DC
0	0001	10rr	rrrr	01rr	DECA R	$R-1 \rightarrow A$	Z
0	0001	11rr	rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0	0010	00rr	rrrr	02rr	OR A,R	$A \vee VR \rightarrow A$	Z
0	0010	01rr	rrrr	02rr	OR R,A	$A \vee VR \rightarrow R$	Z
0	0010	10rr	rrrr	02rr	AND A,R	$A \& R \rightarrow A$	Z
0	0010	11rr	rrrr	02rr	AND R,A	$A \& R \rightarrow R$	Z
0	0011	00rr	rrrr	03rr	XOR A,R	$A \oplus R \rightarrow A$	Z
0	0011	01rr	rrrr	03rr	XOR R,A	$A \oplus R \rightarrow R$	Z
0	0011	10rr	rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z,C,DC
0	0011	11rr	rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z,C,DC
0	0100	00rr	rrrr	04rr	MOV A,R	$R \rightarrow A$	Z
0	0100	01rr	rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0	0100	10rr	rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0	0100	11rr	rrrr	04rr	COM R	$/R \rightarrow R$	Z
0	0101	00rr	rrrr	05rr	INCA R	$R+1 \rightarrow A$	Z
0	0101	01rr	rrrr	05rr	INC R	$R+1 \rightarrow R$	Z
0	0101	10rr	rrrr	05rr	DJZA R	$R-1 \rightarrow A$, skip if zero	None
0	0101	11rr	rrrr	05rr	DJZ R	$R-1 \rightarrow R$, skip if zero	None
0	0110	00rr	rrrr	06rr	RRCA R	$R(n) \rightarrow A(n-1)$ $R(0) \rightarrow C$, $C \rightarrow A(7)$	C
0	0110	01rr	rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1)$ $R(0) \rightarrow C$, $C \rightarrow R(7)$	C
0	0110	10rr	rrrr	06rr	RLCA R	$R(n) \rightarrow A(n+1)$ $R(7) \rightarrow C$, $C \rightarrow A(0)$	C
0	0110	11rr	rrrr	06rr	RLC R	$R(n) \rightarrow R(n+1)$ $R(7) \rightarrow C$, $C \rightarrow R(0)$	C
0	0111	00rr	rrrr	07rr	SWAPA R	$R(0-3) \rightarrow A(4-7)$ $R(4-7) \rightarrow A(0-3)$	None
0	0111	01rr	rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0	0111	10rr	rrrr	07rr	JZA R	$R+1 \rightarrow A$, skip if zero	None
0	0111	11rr	rrrr	07rr	JZ R	$R+1 \rightarrow R$, skip if zero	None
0	100b	bbrr	rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None
0	101b	bbrr	rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None
0	110b	bbrr	rrrr	0xxx	JBC R,b	if $R(b)=0$, skip	None
0	111b	bbrr	rrrr	0xxx	JBS R,b	if $R(b)=1$, skip	None
1	00kk	kkkk	kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP]$ $(Page, k) \rightarrow PC$	None
1	01kk	kkkk	kkkk	1kkk	JMP k	$(Page, k) \rightarrow PC$	None
1	1000	kkkk	kkkk	18kk	MOV A,k	$k \rightarrow A$	None
1	1001	kkkk	kkkk	19kk	OR A,k	$A \vee k \rightarrow A$	Z
1	1010	kkkk	kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z
1	1011	kkkk	kkkk	1Bkk	XOR A,k	$A \oplus k \rightarrow A$	Z
1	1100	kkkk	kkkk	1Ckk	RETL k	$k \rightarrow A$, $[Top\ of\ Stack] \rightarrow PC$	None
1	1101	kkkk	kkkk	1Dkk	SUB A,k	$k-A \rightarrow A$	Z,C,DC
1	1110	0000	0001	1E01	INT	$PC+1 \rightarrow [SP]$ $001H \rightarrow PC$	None
1	1110	1000	kkkk	1E8k	PAGE k	$K \rightarrow R5$	None
1	1111	kkkk	kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z,C,DC



VII.8 CODE Option Register

The CALLER ID IC has one CODE option register which is not part of the normal program memory. The option bits cannot be accessed during normal program execution.

7	6	5	4	3	2	1	0
-	-	-	-	-	-	/POVD	MCLK

* Bit 0 : main clock selection. 0/1 = 3.68MHZ / 1.84MHZ

* Bit 1 : (/POVD) : Power on voltage detector.

0: enable

1: disable

/POVD	2.2V reset	power on reset	4V detect no reset	4V detect control by RA(5)	sleep mode current
1	no	yes	yes	yes	1uA
0	yes	yes	yes	yes	25uA

* Bits 2~7 : unused, must be "0"s.

VII.9 FSK FUNCTION

VII.9.1 Functional Block Diagram




Fig15. FSK Block Diagram

VII.9.2 Function Descriptions

The CALLER ID IC is a CMOS device designed to support the Caller Number Deliver feature which is offered by the Regional Bell Operating Companies. The FSK block comprises two paths: the signal path and the ring indicator path. The



signal path consist of an input differential buffer,a band pass filter, an FSK demodulator and a data valid with carrier detect circuit. The ring detector path includes a clock generator, a ring detect circuit .

In a typical application, the ring detector maintains the line continuously while all other functions of the chip are inhibited. If a ring signal is sent, the /RINGTIME pin will has a low signal. User can use this signal to wake up whole chip or read /RD signal from RA register.

A /FSKPWR input is provided to activate the block regardless of the presence of a power ring signal. If /FSKPWR is sent low, the FSK block will power down whenever it detects a valid ring signal, it will power on when /FSKPWR is high.

The input buffer accepts a differential AC coupled input signal through the TIP and RING input and feeds this signal to a band pass filter. Once the signal is filtered, the FSK demodulator decodes the information and sends it to a post filter. The output data is then made available at DATA OUT pin. This data, as sent by the central office, includes the header information (alternate "1" and "0") and 150 ms of marking which precedes the date , time and calling number. If no data is present, the DATA OUT pin is held in a high state. This is accomplished by an carrier detect circuit which determines if the in-band energy is high enough. If the incoming signal is valid and thus the demodulated data is transferred to DATA OUT pin . If it is not, then the FSK demodulator is blocked.

VII.9.3 Ring detect circuit

When Vdd is applied to the circuit, the RC network will charge cap C1 to Vdd holding /RING TIME off . The resistor network R2 to R3 attenuates the incoming power ring applied to the top of R2. The values given have been chosen to provide a sufficient voltage at DET1 pin, to turn on the Schmitt trigger input. When Vt+ of the Schmitt is exceeded, cap C1 will discharge.

The value of R1 and C1 must be chosen to hold the /RING TIME pin voltage below the Vt+ of the Schmitt between the individual cycle of the power ring. With /RINGTIME enabled, this signal will be a /RD signal in RA through a buffer.




Fig16. ring detect circuit

VII.10 DTMF (Dual Tone Multi Frequency) Tone Generator

Built-in DTMF generator can generate dialing tone signals for telephone of dialing tone type. There are two kinds of DTMF tone . One is the group of row frequency, the other is the group of column frequency, each group has 4 kinds of frequency , user can get 16 kinds of DTMF frequency totally. DTMF generator contains a row frequency sine wave generator for generating the DTMF signal which selected by low order 4 bits of RB and a column frequency sine wave generator for generating the DTMF signal which selected by high order 4 bits of RB. This block can generate single tone by filling one bit zero to this register.

If all the values are high , the power of DTMF will turn off until one or two low values.

Either high or low 4 bits must be set by an effective value, otherwise, if any ineffective value or both 4 bits are load effective value, tone output will be disable. Recommend value refer to table as follow please :




Fig17. DTMF Block Diagram

* RB (DTMF Register)

. Bit 0 - Bit 3 are row-frequency tone.

. Bit 4 - Bit 7 are column-frequency tone.

. Initial RB is equal to HIGH.

. Except below values of RB ,the other values of RB are not effect. If RB is set by ineffective value, the DTMF output will be disable and there is no tone output.

. Bit 7 ~ 0 are all "1" , turn off DTMF power .

bit 3~0	Row freq				
1110	699.2Hz	1	2	3	A
1101	771.6Hz	4	5	6	B
1011	854Hz	7	8	9	C
0111	940.1Hz	*	0	#	D
Column freq		1203Hz	1331.8Hz	1472Hz	1645.2Hz
bit 7~4		1110	1101	1011	0111

VII.11 LCD Driver

The CALLER ID IC can drive LCD directly and has 60 segments and 16 commons that can drive 60*16 dots totally. LCD block is made up of LCD driver , display RAM, segment output pins , common output pins and LCD operating power supply pins.

Duty , bias , the number of segment , the number of common and frame frequency are determined by LCD mode register . LCD control register.

The basic structure contains a timing control which uses the basic frequency 32.768KHz to generate the proper timing for different duty and display access. RE register is a command register for LCD driver, the LCD display(disable, enable, blanking) is controlled by LCD_C and the driving duty and bias is decided by LCD_M and the display data is stored in data RAM which address and data access controlled by registers RC and RD.




Fig18. LCD DRIVER CONTROL

VII.11.1 LCD Driver Control

1. RE(LCD Driver Control)(initial state "00000000")

7	6	5	4	3	2	1	0
-	-	-	-	-	LCD_C2	LCD_C1	LCD_M

*Bit0 (LCD_M):LCD_M decides the methods, including duty, bias, and frame frequency.

*Bit1~Bit2 (LCD_C#):LCD_C# decides the LCD display enable or blanking. change the display duty must set the LCD_C to "00".

LCD_C2,LCD_C1	LCD Display Control	LCD_M	duty	bias
0 0	change duty	0	1/16	1/4
	Disable(turn off LCD)	1	1/8	1/4
0 1	Blanking	:	:	:
1 1	LCD display enable	:	:	:

VII.11.2 LCD display area

The LCD display data is stored in the data RAM . The relation of data area and COM/SEG pin is as below:

COM15 ~ COM8	COM7 ~ COM0	
40H (Bit15 ~ Bit8)	00H (Bit7 ~ Bit0)	SEG0
41H	01H	SEG1
:	:	:
:	:	:
7BH	3BH	SEG59
7CH	3CH	empty
7DH	3DH	empty
7EH	3EH	empty
7FH	3FH	empty

*IOCB(LCD Display RAM address)

7	6	5	4	3	2	1	0
-	LCDA6	LCDA5	LCDA4	LCDA3	LCDA2	LCDA1	LCDA0

Bit 0 ~ Bit 6 select LCD Display RAM address up to 120.

LCD RAM can be write whether in enable or disable mode and read only in disable mode.

*IOCC(LCD Display data) : Bit 0 ~ Bit 8 are LCD data.

VII.11.3 LCD COM and SEG signal

* COM signal : The number of COM pins varies according to the duty cycle used, as following: in 1/8 duty mode COM8 ~ COM15 must be open. in 1/16 duty mode COM0 ~ COM15 pins must be used.

	COM0	COM1	COM2	COM3	COM4	COM5	COM6	COM7	COM8	..	COM15
1/8	o	o	o	o	o	o	o	o	x	..	x
1/16	o	o	o	o	o	o	o	o	o	..	o

x:open,o:select

* SEG signal: The 60 segment signal pins are connected to the corresponding display RAM address 00h to 3Bh. The high byte and the low byte bit7 down to bit0 are correlated to COM15 to COM0 respectively .
When a bit of display RAM is 1, a select signal is sent to the corresponding segment pin, and when the bit is 0 , a non-select signal is sent to the corresponding segment pin.

*COM, SEG and Select/Non-select signal is shown as following:




Fig.19 Lcd wave 1/4 bias , 1/8 duty




Fig.20 Lcd wave 1/4 bias , 1/16 duty

VII.11.4 LCD Bias control

IOCE (Bias Control Register)

7	6	5	4	3	2	1	0
			Bias3	Bias2	Bias1		

* Bit 2~4 (Bias1~Bias3) Control bits used to choose LCD operation voltage . The circuit can refer ti figure15.

LCD operate voltage	Vop (VDD 5V)	VDD=5V
000	0.60VDD	3.0V
001	0.66VDD	3.3V
010	0.74VDD	3.7V
011	0.82VDD	4.0V
100	0.87VDD	4.4V
101	0.93VDD	4.7V
110	0.96VDD	4.8V
111	1.00VDD	5.0V

* Bit 5~7 unused




Fig.21 LCD bias circuit



VIII. Absolute Operation Maximum Ratings

RATING	SYMBOL	VALUE	UNIT
DC SUPPLY VOLTAGE	Vdd	-0.3 To 6	V
INPUT VOLTAGE	Vin	-0.5 TO Vdd +0.5	V
OPERATING TEMPERATURE RANGE	Ta	0 TO 70	°C

IX DC Electrical Characteristic

(Ta=0°C ~ 70°C, VDD=5V±5%, VSS=0V)

(VDD=2.5V to 5.5V for CPU ; VDD=3.5V to 5.5V for FSK ; VDD=2.5V to 5.5V for DTMF)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
IIL1	Input Leakage Current for input pins	VIN = VDD, VSS			±1	μA
IIL2	Input Leakage Current for bi-directional pins	VIN = VDD, VSS			±1	μA
VIH	Input High Voltage		2.5			V
VIL	Input Low Voltage				0.8	V
VIHT	Input High Threshold Voltage	/RESET, TCC, RDET1	2.0			V
VILT	Input Low Threshold Voltage	/RESET, TCC, RDET1			0.8	V
VIHX	Clock Input High Voltage	OSCI	3.5			V
VILX	Clock Input Low Voltage	OSCI			1.5	V
VHscan	Key scan Input High Voltage	Port6 for key scan	3.5			V
VLscan	Key scan Input Low Voltage	Port6 for key scan			1.5	V
VOH1	Output High Voltage (port6,7,8)	IOH = -1.6mA	2.4			V
	(port9)	IOH = -6.0mA	2.4			V
VOL1	Output Low Voltage (port6,7,8)	IOL = 1.6mA			0.4	V
	(port9)	IOL = 6.0mA			0.4	V
Vcom	Com voltage drop	Io=+/- 50 uA	-	-	2.9	V
Vseg	Segment voltage drop	Io=+/- 50 uA	-	-	3.8	V
Vlcd	LCD drive reference voltage	Contrast adjustment				
IPH	Pull-high current	Pull-high active input pin at VSS	-10	-15	-20	μA
ISB1	Power down current (SLEEP mode)	All input and I/O pin at VDD, output pin floating, WDT disabled		1	4	μA
ISB2	Low clock current (IDLE mode)	CLK=32.768KHz, FSK, DTMF block disable , All input and I/O pin at VDD, output pin floating, WDT disabled, CPU disable , LCD enable		45	70	μA
ISB3	Low clock current (GREEN mode)	CLK=32.768KHz, FSK, DTMF block disable , All input and I/O pin at VDD, output pin floating, WDT disabled, LCD enable		65	90	μA

* This specification are subject to be changed without notice.



ICC	Operating supply current (NORMAL mode)	/RESET=High, CLK=3.679MHz, output pin floating, FSK, DTMF disable		1.5	2.0	mA
Vref2	DTMF generator reference voltage		0.5		0.7	VDD
Vmax	DTMF signal strength	Root mean square voltage	130	155	180	mV

IX AC Electrical Characteristic

(Ta=0°C ~ 70°C, VDD=5V, VSS=0V)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Dclk	Input CLK duty cycle		45	50	55	%
Tins	Instruction cycle time	32.768K 3.679M		60 550		us ns
Tdrh	Device delay hold time			18		ms
Ttcc	TCC input period	Note 1	(Tins+20)/N			ns
Twtd	Watchdog timer period	Ta = 25°C		18		ms

Note 1: N= selected prescaler ratio.

(FSK Band Pass Filter AC Characteristic)(Vdd=+5V,Ta=+25°C)

CHARACTERISTIC	MIN	TYP	MAX	UNIT
input sensitivity TIP and RING pin1 and pin2 Vdd=+5V	-35	-48	--	dBm
Band Pass Filter frequency response(relative to 1700 Hz @ 0 dBm)				dBm
60Hz				
550Hz	--	-58	--	
2700Hz	--	-3	--	
≥ 3300Hz	--	-3	--	
	--	-30	--	


(FSK AC Characteristic)

Description	Symbol	Min	Typ	Max	Unit
OSC start up(32.768KHz) (3.679MHz PLL)	Tosc	--		400 10	ms
Carrier detect low	Tcdl	--	10	14	ms
Data out to Carrier det low	Tdoc	--	10	20	ns
Power up low to FSK(setup time)	Tsup	--	15	20	ms
/RD low to Ringtime low	Trd			10	ms
End of FSK to Carrier Detect high	Tcdh	8	--	--	ms

Please watch out the FSK setup time


XI. Timing Diagrams

AC Test Input/Output Waveform



AC Testing: Input are driven at 2.4V for logic "1", and 0.45V for logic "0". Timing measurements are made at 2.0V for logic "1", and 0.8V for logic "0".

RESET Timing



TCC Input Timing




Fig.22 AC timing




Fig.23 FSK Timing Diagram

** This specification are subject to be changed without notice.*



附錄: EM78R811 SPEC.

IV.Pin Configuration

SEG40	121	120	NC
SEG41	122	119	SEG39
SEG42	123	118	SEG38
SEG43	124	117	SEG37
TEST	125	116	SEG36
SEG44/P8.0	126	115	RESET
SEG45/P8.1	127	114	P7.7
SEG46/P8.2	128	113	P7.6
SEG47/P8.3	129	112	P7.5
SEG48/P8.4	130	111	P7.4
SEG49/P8.5	131	110	P7.3/INT3
SEG50/P8.6	132	109	P7.2/INT2
SEG51/P8.7	133	108	P7.1/INT1
SEG52/P9.0	134	107	P7.0/INT0
SEG53/P9.1	135	106	COM15/P6.7
SEG54/P9.2	136	105	COM14/P6.6
SEG55/P9.3	137	104	COM13/P6.5
SEG56/P9.4	138	103	COM12/P6.4
SEG57/P9.5	139	102	COM11/P6.3
SEG58/P9.6	140	101	COM10/P6.2
SEG59/P9.7	141	100	COM9/P6.1
VDD1	142	99	COM8/P6.0
NC	143	98	GND
GND	144	97	NC
IOD0	145	96	VDD
IOD1	146	95	COM7
IOD2	147	94	COM6
IOD3	148	93	COM5
IOD4	149	92	COM4
IOD5	150	91	COM3
IOD6	151	90	VSS2
IOD7	152	89	COM2
INSEND	153	88	COM1
IRSEL	154	87	COM0
PHIOUT	155	86	SEG35
X2OUT	156	85	SEG34
/HOLD	157	84	SEG33
/POVD	158	83	SEG32
ENTCC	159	82	SEG31
NC	160	81	SEG30
NC	1	80	SEG29
AVSS	2	79	SEG28
DTMF	3	78	SEG27
PLLC	4	77	SEG26
RINGTIME	5	76	SEG25
RDET1	6	75	SEG24
RING	7	74	SEG23
TIP	8	73	SEG22
NC	9	72	SEG21
XIN	10	71	SEG20
XOUT	11	70	GND
AVDD	12	69	GND
SEG0	13	68	NC
SEG1	14	67	VDD
SEG2	15	66	CD12
SEG3	16	65	CD11
SEG4	17	64	CD10
SEG5	18	63	CD9
SEG6	19	62	CD8
SEG7	20	61	CD7
SEG8	21	60	CD6
SEG9	22	59	CD5
VDD	23	58	CD4
NC	24	57	CD3
GND	25	56	CD2
SEG10	26	55	CD1
SEG11	27	54	CD0
SEG12	28	53	CA13
SEG13	29	52	CA12
SEG14	30	51	CA11
SEG15	31	50	CA10
SEG16	32	49	CA9
VDD2	33	48	CA8
SEG17	34	47	CA7
SEG18	35	46	CA6
SEG19	36	45	CA5
EPS	37	44	CA4
CA-1	38	43	CA3
CA0	39	42	CA2
	40	41	CA1

Fig1. Pin Assignment



VI.Pin Descriptions

PIN	I/O	DESCRIPTION
VDD1,VDD2	POWER	digital power
AVDD		analog power
VSS1,VSS2	POWER	digital ground
AVSS		analog ground
XTin	I	Input pin for 32.768 kHz oscillator
XTout	O	Output pin for 32.768 kHz oscillator
COM0..COM7	O	Common driver pins of LCD drivers
COM8..COM15	O (PORT6)	
SEG0...SEG43	O	Segment driver pins of LCD drivers
SEG44..SEG51	O (PORT8)	
SEG52..SEG59	O (PORT9)	
PLLC	I	Phase loop lock capacitor
TIP	I	Should be connected with TIP side of twisted pair lines
RING	I	Should be connected with TIP side of twisted pair lines
RDET1..RDET2	I	Detect the energy on the twisted pair lines . These two pins coupled to the twisted pair lines through an attenuating network.
/RING TIME	I	Determine if the incoming ring is valid.An RC network may be connected to the pin.
INT0	PORT7(0)	PORT7(0)~PORT7(3) signal can be interrupt signals. Int2 and int3 has the same interrupt flag. IO port
INT1	PORT7(1)	
INT2	PORT7(2)	
INT3	PORT7(3)	
P7.0 ~P7.7	PORT7	PORT 7 can be INPUT or OUTPUT port each bit. Internal Pull high function. Key scan function.
P8.0 ~P8.7	PORT8	PORT 8 can be INPUT or OUTPUT port each bit. And shared with Segment signal.
P9.0 ~P9.7	PORT9	PORT 9 can be INPUT or OUTPUT port each bit. And can be set to wake up watch dog timer. And shared with Segment signal.
TEST	I	Test pin into test mode , normal low
DTMF	O	DTMF tone output
RESET	I	
X2OUT	O	System clock output.
CA-1	O	CA-1 is used as address line to select low-order data (8 bits, through CD0~CD7) or high-order data (5 bits, through CD0~CD4) ERS=1 => CA-1 NO USE ERS=0 => CA-1=0 HIGH ORDER DATA CA-1=1 LOW ORDER DATA
ERS	I	Input pin used to select the external ROM data bus through bus CD0~D12 or CD0~CD7 only. HIGH/LOW = CD0~CD12 / CD0~CD7.
ENTCC	I	TCC control pin with internal pull-high (560K Ω). TCC works normally when ENTCC is high, and TCC counting is stopped when ENTCC is low.
CA0~CA13	O	Program code address bus. CA0~CA13 are address output pins for external programming ROM access.

* This specification are subject to be changed without notice.




CD0~CD12	I	Data access in terms of CA0 ~ CA12 addressing.
IRSEL	O	IRSEL is an output pin used to select an external EVEN/ODD ROM.
INSEND	O	Used to indicate the instruction completion and ready for next instruction.
/HOLD	I	Microcontroller hold request.
/POVD	I	Input pin used to enable Power on voltage detector. Power on voltage detector is enabled if /POVD is low and is disabled if /POVD is high.
IOD0~IOD7	O	I/O data bus.
PH1OUT	O	Phase 1 output

IX AC Electrical Characteristic

T _{dica}	Delay from Phase 3 end to INSEND active	C _I =100pF			30	ns
T _{diei}	Delay from Phase 4 end to INSEND inactive	C _I =100pF			30	ns
T _{iew}	INSEND pulse width		30			ns
T _{dca}	Delay from Phase 4 end to CA Bus valid	C _I =100pF			30	ns
T _{acc}	ROM data access time		100			ns
T _{cds}	ROM data setup time		20			ns
T _{cdh}	ROM data hold time		20			ns
T _{dca-1}	Delay time of CA-1	C _I =100pF			30	ns

Note 1: N= selected prescaler ratio.





Fast Hand

1. About the compiler: The function of piggyback at compile icon can not use.
2. R3 bit5 is unused. MCLK is a code option
3. Caller ID RAM has ten bands in Fig5, not eight bands
4. Code option bit0 is a MCLK selection. 0/1=3.68MHZ /1.84MHZ
5. We don't have IOC5 and IOCD page1.

Installation




Figure ICE Outline

1. Installation must be Authorized by EMC.
2. Adding the path of PE2 or PE3 ¹ to AUTOEXEC.BAT file, so E8 ICE software could use PE2 or PE3 as text editor directly.
3. Power on the E8 ICE before executing the control software, or an error message due to lack of hardware will appear.
4. E8 - ICE uses the printer port to communicate with host PC. If a user wants to use the printer, it is recommended to install another printer port.
5. Power on switch located on the left side of ICE box. By switching left or right side to turn off or turn on the ICE power.
6. Printer port and the adapter locate on the right side. The ICE connects to personal computer by printer port. The adapter connects to the power. Be sure turn power off of ICE before plug in the adapter for avoiding over current which may be burn the chip off.
7. On the top sight, we have four connections and one EM78811 romless chip and some switches. The JP1 and the JP2 connect to the second layer of ICE for the code instruction accessing. The JP3 and the JP4 is more important for ICE user. They are the EM78811 control signal and I/O ports. ICE user can connect these connections to user's application board. The connections are list in Figure 3.3.
8. The U1 is EM78811 romless chip. The U2 is a 32K bytes ROM for on board testing one day by piggyback. If user have developed application code by this ICE. User can use PIGGYBACK (user can buy from EMC) to connect to user's application board with 32 bytes EPROM. To verify user's program.
9. The S1 is a reset button (for PIGGYBACK). It is used for resetting the target board. The D1 is a LED that indicate power is on or off.
10. X1 is 32.768k crystal. C1 and C2 is capacitor 27p. C3 is PLL capacitor. (0.01u .. 0.044u)
11. S2 is a switch for switching 32.768K clock or 3.5M clock. Switching to 32.768K is normal mode for testing or debug. Switching to 3.5M clock is for ICE download only. It is connect to 32.768k clock normally. User can pull high R2 to disable 3.5M clock.
12. ICE setup. (1)S2 => 32.768K clock (2)X1 => 32.768k crystal (3) J7 open (4) J5 connect VDD or GND (5) J8 => VDD
13. PIGGYBACK setup. (1)S1 => A switch (2)S2 => 32.768k clock (3) J7 short (4) J5 connect to VDD or GND (5) J8 => GND (6) R1 => 3.7K (7) U2 => 32k byte EPROM.
(USER CAN USE FILE "*.MIX" WHICH GENERATED BY ASM811.EXE TO MASK EPROM.)
14. JP5 is a /POVD option. User can connect to VDD (disable) or GND (enable).
15. RUN ICE811.exe



16. Pin assignment

	pin	Name	pin	Name	pin	name	pin	name	pin	Name
JP3	1	GND	11	SEG2	21	SEG12	31	SEG22	41	SEG32
	2	GND	12	SEG3	22	SEG13	32	SEG23	42	SEG33
	3	DTMF	13	SEG4	23	SEG14	33	SEG24	43	VDD
	4	R-TIME	14	SEG5	24	SEG15	34	SEG25	44	VDD
	5	DET1	15	SEG6	25	SEG16	35	SEG26		
	6	nc	16	SEG7	26	SEG17	36	SEG27		
	7	RING	17	SEG8	27	SEG18	37	SEG28		
	8	TIP	18	SEG9	28	SEG19	38	SEG29		
	9	SEG0	19	SEG10	29	SEG20	39	SEG30		
	10	SEG1	20	SEG11	30	SEG21	40	SEG31		
JP4	1	SEG34	11	PORT60	21	PORT72	31	SEG40	41	PORT86
	2	SEG35	12	PORT61	22	PORT73	32	SEG41	42	PORT87
	3	COM0	13	PORT62	23	PORT74	33	SEG42	43	PORT90
	4	COM1	14	PORT63	24	PORT75	34	SEG43	44	PORT91
	5	COM2	15	PORT64	25	PORT76	35	PORT80	45	PORT92
	6	COM3	16	PORT65	26	PORT77	36	PORT81	46	PORT93
	7	COM4	17	PORT66	27	SEG36	37	PORT82	47	PORT94
	8	COM5	18	PORT67	28	SEG37	38	PORT83	48	PORT95
	9	COM6	19	PORT70	29	SEG38	39	PORT84	49	PORT96
	10	COM7	20	PORT71	30	SEG39	40	PORT85	50	PORT97

Figure ICE Connection

Difference between 78810 and 78811

ITEM	78811	78810	P.S.
1. IDLE mode	Yes (can run from next instruction)	no	
2. TCC clock source	16.38k	32.768K	System clock no change
3. TCC wakeup in IDLE mode	yes	No	
4. CLID RAM blocks	10 bank	4 bank	
5. FSK interrupt	yes	No	
6. PAGE instruction	yes	No	
7. page register	R5	R3	## important
8. COMMON key scan	yes	No	
9. DET2	no	Yes	
10. IOCB IOCC page switch	R3 bit6	IOCA bit0	
11. Low battery	3.6V	4.0V	
12. INT2,INT3 flag	RF bit3,7	RF bit3	
13. OPEN DRAIN	P77 P76	No	
14. POVD	1.8V	2.2V	