

---

# ePS6900

## RISC II Series Microcontroller

# Product Specification

Doc. VERSION 1.0

ELAN MICROELECTRONICS CORP.  
November 2010

---

**Trademark Acknowledgments:**

IBM is a registered trademark and PS/2 is a trademark of IBM.  
Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo are trademarks of ELAN Microelectronics Corporation.

**Copyright © 2010 by ELAN Microelectronics Corporation**

**All Rights Reserved**

Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited.

**NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.**

**ELAN MICROELECTRONICS CORPORATION****Headquarters:**

No. 12, Innovation 1<sup>st</sup> Road  
Hsinchu Science Park  
Hsinchu, TAIWAN 30076  
Tel: +886 3 563-9977  
Fax: +886 3 563-9966  
[webmaster@emc.com.tw](mailto:webmaster@emc.com.tw)  
<http://www.emc.com.tw>

**Hong Kong:**

**Elan (HK) Microelectronics Corporation, Ltd.**  
Flat A, 19F., World Tech Centre  
95  
How Ming Street, Kwun Tong  
Kowloon, HONG KONG  
Tel: +852 2723-3376  
Fax: +852 2723-7780

**USA:**

**Elan Information Technology Group (U.S.A.)**  
PO Box 601  
Cupertino, CA 95015  
U.S.A.  
Tel: +1 408 366-8225  
Fax: +1 408 366-8225

**Korea:**

**Elan Korea Electronics Company, Ltd.**  
301 Dong-A Building  
632 Kojan-Dong, Namdong-ku  
Incheon City, KOREA  
Tel: +82 32 814-7730  
Fax: +82 32 813-7730

**Shenzhen:**

**Elan Microelectronics Shenzhen, Ltd.**  
3F, SSMEC Bldg., Gaoxin S. Ave. 1  
Shenzhen Hi-tech Industrial Park  
(South Area), Shenzhen  
CHINA 518057  
Tel: +86 755 2601-0565  
Fax: +86 755 2601-0500  
[elan-sz@elanic.com.cn](mailto:elan-sz@elanic.com.cn)

**Shanghai:**

**Elan Microelectronics Shanghai, Ltd.**  
3F, Building #13  
No. 116, Lane 572, Bibo Road  
Zhangjiang Hi-Tech Park  
Shanghai, CHINA 201203  
Tel: +86 21 5080-3866  
Fax: +86 21 5080-4600  
[elan-sh@elanic.com.cn](mailto:elan-sh@elanic.com.cn)



# Contents

|          |  |          |
|----------|--|----------|
| <b>1</b> | <b>General Description .....</b>                         | <b>1</b> |
| 1.1      | Application.....   | 1        |
| <b>2</b> | <b>Features .....</b>                                    | <b>1</b> |
| <b>3</b> | <b>Block Diagram .....</b>                               | <b>3</b> |
| <b>4</b> | <b>Pin Assignment.....</b>                               | <b>4</b> |
| <b>5</b> | <b>Pin Description .....</b>                             | <b>6</b> |
| 5.1      | MCU System Pins (8 Pins).....                            | 6        |
| 5.2      | Embedded LCD Pins (137 Pins).....                        | 6        |
| 5.3      | I/O Port (20 Pins).....                                  | 6        |
| <b>6</b> | <b>Code Option .....</b>                                 | <b>7</b> |
| <b>7</b> | <b>Function Description.....</b>                         | <b>8</b> |
| 7.1      | Reset Function .....                                     | 8        |
| 7.1.1    | Power-on Reset.....                                      | 8        |
| 7.1.2    | RSTB Pin.....  | 8        |
| 7.1.3    | WDT Time Out.....  | 8        |
| 7.1.4    | 32768 Crystal Stable Time .....                          | 9        |
| 7.1.5    | Status (R0Fh) .....                                      | 10       |
| 7.1.6    | Initialization after Reset.....                          | 11       |
| 7.1.6.1  | Special Register .....                                   | 12       |
| 7.1.6.2  | Control Register .....                                   | 12       |
| 7.2      | Oscillator System .....                                  | 13       |
| 7.2.1    | 32.8kHz RC or 32768Hz Crystal Oscillator.....            | 13       |
| 7.2.2    | 200kHz/300kHz/500kHz/1 MHz RC Oscillator.....            | 14       |
| 7.3      | MCU Operation Mode .....                                 | 15       |
| 7.3.1    | Slow, Fast, Sleep, and Idle Modes Operation.....         | 16       |
| 7.3.2    | Wake-up Operation .....                                  | 18       |
| 7.4      | Interrupts .....   | 18       |
| 7.4.1    | Global Interrupt.....                                    | 18       |
| 7.4.2    | Input Port (PortA.7 ~ PortA.0) Interrupt.....            | 19       |
| 7.4.3    | Timer 0, Timer 1, and Timer 2 Interrupts .....           | 20       |
| 7.4.3.1  | Timer 0 Interrupt.....                                   | 20       |
| 7.4.3.2  | Timer 1 Interrupt.....                                   | 21       |
| 7.4.3.3  | Timer 2 Interrupt .....                                  | 21       |
| 7.4.3.4  | Code Example.....  | 22       |
| 7.5      | Program ROM Map .....                                    | 23       |
| 7.6      | RAM Map for Special Function and Control Registers ..... | 24       |
| 7.6.1    | Special Function and Control Registers.....              | 24       |
| 7.6.2    | Other Un-banked General RAM.....                         | 27       |
| 7.6.3    | Banked General RAM .....                                 | 27       |



|            |   |           |
|------------|---|-----------|
| <b>7.6</b> | <b>RAM Map for Special Function and Control Registers .....</b>   | <b>24</b> |
| 7.6.1      | Special Function and Control Registers.....                       | 24        |
| 7.6.2      | Other Un-banked General RAM.....                                  | 27        |
| 7.6.3      | Banked General RAM .....  | 27        |
| <b>7.7</b> | <b>LCD RAM Map .....</b>  | <b>28</b> |
| <b>7.8</b> | <b>Special Function Registers.....</b>                            | <b>28</b> |
| 7.8.1      | ACC: Accumulator Register .....                                   | 28        |
| 7.8.2      | POST_ID: Post Increase / Decrease Control Register .....          | 28        |
| 7.8.3      | BSR, FSR0, INDF0: Indirect Address Pointer 0 Registers.....       | 28        |
| 7.8.4      | BSR1, FSR1, INDF1: Indirect Address Pointer 1 Registers.....      | 29        |
| 7.8.5      | BSR2, FSR2, INDF2: Indirect Address Pointer 2 Registers.....      | 29        |
| 7.8.6      | STKPTR: Stack Pointer Register .....                              | 32        |
| 7.8.7      | PCL, PCM, PCH: Program Counter Registers.....                     | 32        |
| 7.8.8      | TABPTRL, TABPTRM, TABPTH: Table Pointer Registers .....           | 33        |
| 7.8.9      | CPUCON: MCU Control Register .....                                | 34        |
| 7.8.10     | STBCON: Strobe Output Control Register .....                      | 34        |
| 7.8.11     | Port A: General I/O Pins Register .....                           | 35        |
| 7.8.12     | PACON: Port A Control Register .....                              | 35        |
| 7.8.13     | DCRA: Port A Direction Control Register .....                     | 35        |
| 7.8.14     | PAWAKE: Port A Wake-up Control Register .....                     | 35        |
| 7.8.15     | PAINTEN: Port A Interrupt Enable Control Register .....           | 35        |
| 7.8.16     | PAINTSTA: Port A Interrupt Status Register.....                   | 36        |
| 7.8.17     | Port B: General I/O Pin Registers .....                           | 36        |
| 7.8.18     | PBCON: Port B Pull-up Resistor Control Register .....             | 36        |
| 7.8.19     | DCRB (R39h): Port B Direction Control Register.....               | 36        |
| 7.8.20     | Port C (R3Ah): General I/O Pin Register .....                     | 36        |
| 7.8.21     | PCCON (R3Bh): Port C Pull-up Resistor Control Register .....      | 37        |
| 7.8.22     | DCRC: Port C Direction Control Register .....                     | 37        |
| 7.8.23     | Port D, Port E: General I/O Pins Registers .....                  | 37        |
| 7.8.24     | DCRDE: Port D/Port E Direction Control and Pull-up Register ..... | 37        |
| <b>8</b>   | <b>Peripheral.....</b>  | <b>38</b> |
| 8.1        | Timer 0 (16 Bits Timer with Event Counter Function).....          | 38        |
| 8.1.1      | Timer 0 Registers .....   | 40        |
| 8.2        | Timer 1 (8 Bits) .....  | 42        |
| 8.2.1      | Timer 1 Registers .....   | 42        |
| 8.3        | Timer 2 (8 Bits) .....  | 45        |
| 8.3.1      | Timer 2 Registers .....   | 45        |
| 8.4        | Watchdog Timer (WDT).....   | 48        |
| 8.4.1      | Watchdog Timer (WDT) Registers .....                              | 48        |



|           |   |           |
|-----------|---|-----------|
| 8.5       | Input/Output Key .....                                | 49        |
| 8.5.1     | Key Functions.....                                    | 50        |
| 8.5.2     | Key Strobe (PA.7 ~ 0 and PB.7 ~ 0 and PC.3 ~ 0) ..... | 50        |
| 8.5.3     | Input/Output Key Registers .....                      | 51        |
| 8.6       | LCD Driver.....                                       | 55        |
| 8.6.1     | LCD Driver Registers .....                            | 56        |
| 8.6.2     | LCD RAM Map .....                                     | 59        |
| 8.6.3     | LCD Driving Method Circuit.....                       | 59        |
| 8.6.4     | LCD COM Waveforms.....                                | 60        |
| 8.6.4.1   | 1/32 Duty and 1/4 Bias .....                          | 60        |
| 8.6.4.2   | 1/32 Duty and 1/5 Bias .....                          | 61        |
| 8.6.5     | LCD COM and SEG Waveforms .....                       | 61        |
| 8.6.5.1   | 1/32 Duty and 1/4 Bias .....                          | 62        |
| 8.6.5.2   | 1/32 Duty and 1/5 Bias .....                          | 63        |
| <b>9</b>  | <b>Electrical Characteristics.....</b>                | <b>64</b> |
| 9.1       | VDD = 1.5V Electrical Characteristics .....           | 64        |
| 9.2       | VDD = 3.0V Electrical Characteristics .....           | 66        |
| <b>10</b> | <b>Pin Type Circuit Diagrams .....</b>                | <b>68</b> |
| <b>11</b> | <b>Application Circuits.....</b>                      | <b>70</b> |
| <b>12</b> | <b>Instruction Set .....</b>                          | <b>71</b> |
| <b>13</b> | <b>Pad Diagram and Locations .....</b>                | <b>74</b> |



### **Specification Revision History**

| <b>Doc. Version</b> | <b>Revision Description</b> | <b>Date</b> |
|---------------------|-----------------------------|-------------|
| 1.0                 | Initial version             | 2010/11/22  |



## 1 General Description

The ePS6900 is an 8-bit RISC MCU embedded with a 32×98 LCD driver along with two 8-bit timers, one 16-bit general timer, and a Watchdog Timer. Furthermore, ePS6900 is equipped with 8K bytes RAM and 96K words program ROM. It is highly ideal for advance scientific calculator application, particularly those that need a high performance at low cost solution.

The MCU core is a one of ELAN's second generation RISC based IC's, known as RISC II (RII) series. The core was specifically designed for low power and portable device applications. The ePS6900 also supports Fast, Slow and Idle modes, as well as Sleep mode to enhance its low power consumption features.

### IMPORTANT NOTES

- *Do not use Register BSR (02h) Bit7 ~ Bit6*
- *Do not use Register BSR1 (05h) Bit7 ~ Bit6.*
- *Do not use Register BSR2 (12h) Bit7 ~ Bit6.*
- *Do not use LCD RAM 62h ~ FFh.*
- *Do not use Registers JDNZ at FSR1 (04h) & FSR2 (11h) special register.*
- *Don't to use PUSH, POP by "MOV A,r" to avoid effecting S\_Z*

### 1.1 Application

- Scientific calculating gadgets

## 2 Features

### MCU

- 8 bit RISC MCU
- Operating voltage: 1.2V ~ 3.6V
- Clock Source: Dual clock system
  - Low-frequency: 32kHz Internal RC oscillator / External RC oscillator / Crystal oscillator
  - High-frequency: 200kHz / 300kHz / 500kHz / 1 MHz Internal RC oscillator / External RC oscillator
- One Instruction cycle time =  $2 \times$  System clock time
- Program ROM addressing: 96K words max.

- Provides Special registers and Control registers
- 104 bytes un-banked RAM and Working RAM
- 64 ×128 bytes banked RAM
- RAM stack can achieve a maximum of 32 stack levels
- 3 sets RAM indirect addressing pointer
- Look-up Table function is fast and highly efficient when combined with Repeat instruction
- Register-to-Register move instruction
- Compare and Branch in one instruction (2 cycles)
- Single Repeat function (max. of 256 repeat times)
- Decimal ADD and SUB instruction
- Full range CALL and JUMP ability (2 cycles)

### **Peripheral**

- 36 General I/O pins (Port A, Port B, Port C.0~3, Port D, Port E)
- 32 COM × 98 SEG LCD driver (embedded), 1/16, 1/20, 1/24, 1/28 and 1/32 duty, 1/4 and 1/5 bias.
- One (Timer 0)16-bit timer with Event counter function
- One (Timer 1) 8-bit timer with wake-up function
- One (Timer 2) 8-bit timer
- One 8-bit Watchdog Timer
- Key I/O function with 96 keys max.

### **Internal Specification**

- Watchdog Timer with its own on-chip RC oscillator
- MCU operating modes: Sleep Mode, Idle Mode, Slow Mode, and Fast Mode
- Supports RC oscillation and crystal oscillation for clock system
- MCU Wake-up function consists of Input Wake-up and Timer 1 Wake-up
- MCU interrupt function consists of Input Port Interrupt and Timer Interrupt (Timers 0 ~ 2)
- MCU reset function includes power-on reset, RSTB pin reset, and Watchdog timer reset.

### 3 Block Diagram




Figure 3-1 ePS6900 Block Diagram

## 4 Pin Assignment

### ■ 165-pin Chip Format

| No. | Pin Name     | No. | Pin Name       | No. | Pin Name | No. | Pin Name |
|-----|--------------|-----|----------------|-----|----------|-----|----------|
| 1   | NC           | 31  | SEG3/Strobe3   | 61  | SEG23    | 91  | SEG53    |
| 2   | NC           | 32  | SEG4/Strobe4   | 62  | SEG24    | 92  | SEG54    |
| 3   | NC           | 33  | SEG5/Strobe5   | 63  | SEG25    | 93  | SEG55    |
| 4   | VSS          | 34  | SEG6/Strobe6   | 64  | SEG26    | 94  | SEG56    |
| 5   | C1A          | 35  | SEG7/Strobe7   | 65  | SEG27    | 95  | SEG57    |
| 6   | C1B          | 36  | SEG8/Strobe8   | 66  | SEG28    | 96  | SEG58    |
| 7   | V5           | 37  | SEG9/Strobe9   | 67  | SEG29    | 97  | NC       |
| 8   | V4           | 38  | SEG10/Strobe10 | 68  | SEG30    | 98  | NC       |
| 9   | V3           | 39  | SEG11/Strobe11 | 69  | SEG31    | 99  | NC       |
| 10  | V2           | 40  | SEG12/Strobe12 | 70  | SEG32    | 100 | NC       |
| 11  | V1           | 41  | SEG13/Strobe13 | 71  | SEG33    | 101 | NC       |
| 12  | COM15        | 42  | SEG14/Strobe14 | 72  | SEG34    | 102 | NC       |
| 13  | COM14        | 43  | SEG15/Strobe15 | 73  | SEG35    | 103 | NC       |
| 14  | COM13        | 44  | SEG16          | 74  | SEG36    | 104 | NC       |
| 15  | COM12        | 45  | SEG17          | 75  | SEG37    | 105 | NC       |
| 16  | COM11        | 46  | SEG18          | 76  | SEG38    | 106 | NC       |
| 17  | COM10        | 47  | SEG19          | 77  | SEG39    | 107 | SEG59    |
| 18  | COM9         | 48  | SEG20          | 78  | SEG40    | 108 | SEG60    |
| 19  | COM8         | 49  | SEG21          | 79  | SEG41    | 109 | SEG61    |
| 20  | COM7         | 50  | SEG22          | 80  | SEG42    | 110 | SEG62    |
| 21  | COM6         | 51  | NC             | 81  | SEG43    | 111 | SEG63    |
| 22  | COM5         | 52  | NC             | 82  | SEG44    | 112 | SEG64    |
| 23  | COM4         | 53  | NC             | 83  | SEG45    | 113 | SEG65    |
| 24  | COM3         | 54  | NC             | 84  | SEG46    | 114 | SEG66    |
| 25  | COM2         | 55  | NC             | 85  | SEG47    | 115 | SEG67    |
| 26  | COM1         | 56  | NC             | 86  | SEG48    | 116 | SEG68    |
| 27  | COM0         | 57  | NC             | 87  | SEG49    | 117 | SEG69    |
| 28  | SEG0/Strobe0 | 58  | NC             | 88  | SEG50    | 118 | SEG70    |
| 29  | SEG1/Strobe1 | 59  | NC             | 89  | SEG51    | 119 | SEG71    |
| 30  | SEG2/Strobe2 | 60  | NC             | 90  | SEG52    | 120 | SEG72    |



| No. | Pin Name | No. | Pin Name      | No. | Pin Name      | No. | Pin Name     |
|-----|----------|-----|---------------|-----|---------------|-----|--------------|
| 121 | SEG73    | 143 | SEG95         | 165 | NC            | 187 | PortB.4      |
| 122 | SEG74    | 144 | SEG96         | 166 | COM24/PortE.0 | 188 | PortB.5      |
| 123 | SEG75    | 145 | SEG97         | 167 | COM25/PortE.1 | 189 | PortB.6      |
| 124 | SEG76    | 146 | COM16/PortD.0 | 168 | COM26/PortE.2 | 190 | PortB.7      |
| 125 | SEG77    | 147 | COM17/PortD.1 | 169 | COM27/PortE.3 | 191 | PortC.0      |
| 126 | SEG78    | 148 | COM18/PortD.2 | 170 | COM28/PortE.4 | 192 | PortC.1      |
| 127 | SEG79    | 149 | COM19/PortD.3 | 171 | COM29/PortE.5 | 193 | PortC.2      |
| 128 | SEG80    | 150 | COM20/PortD.4 | 172 | COM30/PortE.6 | 194 | PortC.3/EVIN |
| 129 | SEG81    | 151 | COM21/PortD.5 | 173 | COM31/PortE.7 | 195 | VDD          |
| 130 | SEG82    | 152 | COM22/PortD.6 | 174 | PortA.0       | 196 | HOSCI        |
| 131 | SEG83    | 153 | COM23/PortD.7 | 175 | PortA.1       | 197 | RESETB       |
| 132 | SEG84    | 154 | NC            | 176 | PortA.2       | 198 | OSCO         |
| 133 | SEG85    | 155 | NC            | 177 | PortA.3       | 199 | OSCI         |
| 134 | SEG86    | 156 | NC            | 178 | TEST          | 200 | NC           |
| 135 | SEG87    | 157 | NC            | 179 | PortA.4       | 201 | NC           |
| 136 | SEG88    | 158 | NC            | 180 | PortA.5       | 202 | NC           |
| 137 | SEG89    | 159 | NC            | 181 | PortA.6       | 203 | NC           |
| 138 | SEG90    | 160 | NC            | 182 | PortA.7       | 204 | NC           |
| 139 | SEG91    | 161 | NC            | 183 | PortB.0       | 205 | NC           |
| 140 | SEG92    | 162 | NC            | 184 | PortB.1       | 206 | NC           |
| 141 | SEG93    | 163 | NC            | 185 | PortB.2       | 207 | NC           |
| 142 | SEG94    | 164 | NC            | 186 | PortB.3       | 208 | NC           |

## 5 Pin Description

### 5.1 MCU System Pins (8 Pins)

| Name  | I/O/P Type | Description   | Note           |
|-------|------------|---|----------------|
| VDD   | P          | Digital and Analog positive power supply, ranging from 1.2V ~ 1.8V / 2.4V ~ 3.6V. Connect to VSS through the 0.1 $\mu$ F capacitor. | —              |
| VSS   | P          | Digital and Analog negative power supply.   | —              |
| RSTB  | I          | System reset pin (Low active).  | Int. pull-up   |
| TEST  | I          | Test mode select pin (High active).<br>For IC internal test only, normally connect to VSS.  | Int. Pull Down |
| VSS   | P          | Digital and Analog negative power supply  | —              |
| OSCI  | I          | External RC/Crystal oscillator connecting pin   | Ext. R to VDD  |
| OSCO  | O          | Crystal oscillator connecting pin   | —              |
| HOSCI | I          | Hi-Speed RC oscillator connecting pin   | Ext. R to VDD  |

### 5.2 Embedded LCD Pins (137 Pins)

| Name                     | I/O/P Type | Description   | Note |
|--------------------------|------------|---|------|
| COM0~COM15               | O          | LCD common signal output pin  | —    |
| COM16~COM23 / PortD.0~7  | O<br>I/O   | LCD common signal output pin<br>General Input/Output port           | —    |
| COM24~COM31 / Port E.0~7 | O<br>I/O   | LCD common signal output pin<br>General Input/Output port           | —    |
| SEG0~SEG15               | O          | LCD segment signal output pin shared with key Strobe 0~15           | —    |
| SEG16~ SEG97             | O          | LCD segment signal output pin                                       | —    |
| C1A, C1B                 | —          | LCD voltage charge-pump pin. Connect 1 $\mu$ F between C1A and C1B. | —    |
| V5, V4, V3, V2, V1       | O          | LCD bias Pin. Connect 1 $\mu$ F to Vss.                             | —    |

### 5.3 I/O Port (20 Pins)

| Name      | I/O/P Type  | Description   | Note |
|-----------|-------------|---|------|
| PortA.0~7 | I<br>O<br>I | General Input port for special functions, i.e., Wake-up and Interrupt<br>General Output port<br>Bits 6~0: Key matrix input pins | —    |
| PortB.0~7 | I/O         | General Input/Output port   | —    |
| PortC.0~3 | I/O<br>I    | General Input/Output port<br>Bit 3: Event counter input pin   | —    |



## 6 Code Option

Located at Address 0x000C~0x000F of Program ROM

- Initial mode after reset:
  - Select “Slow” mode or “Fast” mode

**NOTE**

*For Initial mode after reset, it is recommended that user set it to “Slow mode”.*

- Low Frequency Oscillator:
  - Select “Crystal” oscillator or “Internal RC” oscillator or “External RC” oscillator
- High Frequency Oscillator:
  - Select “Internal RC” oscillator or “External RC” oscillator
- The Frequency of Internal High RC Oscillator:
  - Select “200kHz” or “300kHz” or “500kHz” or “1 MHz”
- Operating voltage option:
  - Select “1.5V” or “3V”
- RESET pin’s condition:
  - Select “Level hold” or “One shot” for reset pin
- Maximum duty ratio option:
  - Select “1/32 duty” or “1/28 duty” or “1/24 duty” or “1/20 duty” or “1/16 duty”
- LCD bias and LCD regulator voltage option:
  - Select “1/5 bias and 1.1V” or “1/5 bias and 1.2V” or “1/4 bias and 1.2V” or “1/4 bias and 1.3V” or “1/4 bias and 1.4V”
- Port D low nibble control bit (COM16~COM19):
  - Select “LCD common signal output” or “general I/O functions”
- Port D high nibble control bit (COM20~COM23):
  - Select “LCD common signal output” or “general I/O functions”
- Port E low nibble control bit (COM24~COM27):
  - Select “LCD common signal output” or “general I/O functions”
- Port E high nibble control bit (COM28~COM31):
  - Select “LCD common signal output” or “general I/O functions”

## 7 Function Description

### 7.1 Reset Function

RESET can be generated by one of the following:

- Power-on voltage detector reset and power-on reset.
- WDT time out
- RSTB pin pull low




Figure 7-1 On-chip Reset Schematic Diagram

#### 7.1.1 Power-on Reset

The power-on reset circuit holds the device under reset condition until VDD is above V<sub>por</sub> (power-on reset voltage). Whenever the voltage supply lowers to below V<sub>por</sub>, a reset will occur.

#### 7.1.2 RSTB Pin

In normal condition, the RSTB pin is pulled-up to VDD. Whenever the RSTB pin is at low condition (level hold or one short), a reset will occur.

#### 7.1.3 WDT Time Out

When Watchdog Timer is enabled, the WDT time-out will cause the chip to reset. To prevent reset from occurring, you should clear the WDT value with the "WDTC" instruction before WDT time-out. WDT time-out can also be used to flag software malfunction.

### 7.1.4 32768 Crystal Stable Time

#### ■ Power-on Reset Timing




Figure 7-2 Power-on Reset Timing Diagram

#### ■ Sleep Mode Wake-up Timing




Figure 7-3 Sleep Mode Wake-up Timing Diagram

Condition:  $V_{dd} = 1.5V$ ,  $C_{osc} = 20pF$  and  $T_a = 25^\circ C$

| Symbol | Characteristics                      | Min. | Typ. | Max. | Unit |
|--------|--------------------------------------|------|------|------|------|
| Tpwr   | Oscillator start up time             | —    | 480  | 780  | ms   |
| Twup1  | CPU warm up time (Power ON reset)    | —    | 500  | 800  | ms   |
| Twup2  | CPU warm up time (Sleep mode wakeup) | —    | 485  | 785  | ms   |
| Tclk   | Detect slow clock time               | —    | 1.0  | 1.1  | ms   |

### 7.1.5 Status (R0Fh)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| /TO   | /PD   | SGE   | SLE   | OV    | Z     | DC    | C     |

**Bit 0 (C):** Carry flag or inverse of Borrow flag (B)

Under SUB operation, borrow flag is indicated by the inverse of carry bit (B = /C).

**Bit 1 (DC):** Auxiliary carry flag

**Bit 2 (Z):** Zero flag

**Bit 3 (OV):** Overflow flag. Use in signed operation when Bit 6 is carried into or borrows from a signed bit (Bit 7).

**Bit 4 (SLE):** Computation result is less than or equal to zero (negative value) after a signed arithmetic. This is affected by HEX arithmetic instruction only.

**Bit 5 (SGE):** Computation result is greater than or equal to zero (positive value) after a signed arithmetic. This is affected by HEX arithmetic instruction only.

#### NOTE

1. When OV=1 after signed arithmetic, user can check the SGE bit and SLE bit to verify whether overflow (carry into sign bit) or underflow (borrow from sign bit) occurred.

If OV=1 and SGE=1 → overflow occurred.

If OV=1 and SLE=1 → underflow occurred.

2. When overflow took place, user should clear the MSB of Accumulator to obtain the correct value.

When underflow took place, user should set the MSB of accumulator to obtain the correct value.

**Example 1:** ADD positive value with a positive value, and the ACC signed bit will be affected.

```
MOV      ACC, #60h          ; Signed number +60h
ADD      ACC, #70h          ; +60h ADD WITH +70h
```

Unsigned bit results after execution of the instruction:

ACC = 0D0h      SGE=1, means the result is greater than or equal to 0 (positive value)

OV=1, means overflow occurred and the result is carried into signed bit (Bit 7)

Signed bit results after execution of the instruction:

ACC = 50h (signed bit is cleared)

The actual result = +80h (OV=1) + 50h = +0D0h

**Example 2:** SUB positive value from negative value, and ACC signed bit will be affected.

```
MOV      ACC, #50h ; Signed number + 50h
SUB      ACC, #90h ; +50h SUB from -70h (Signed number of 90h)
```

Unsigned bit results after execution of the instruction:

ACC = 40h      SLE=1, means the result is less than or equal to 0 (negative value)  
                  OV=1, Underflow occurred and the result borrowed from signed bit (Bit 7)

Signed bit results after execution of the instruction:

ACC = 0C0h (the signed bit is set)

The actual result = -80h (OV=1) + 0C0h (signed number of 0C0h) = 40h

**Bit 6 (/PD):** Reset to “0” when /PD enters Sleep mode. Set to “1” by the “WDTC” instruction, power-on reset, or by Reset pin low condition.

**Bit 7 (/TO):** Reset to “0” at WDT time out reset. Set to “1” by “WDTC” instruction; power-on reset, or by Reset pin low condition, or when the MCU enters into Sleep Mode.

When a reset occurs, the special function registers are reset to their initial value except for the /TO and /PD bits of the Status register.

| Bit 7 (/TO) | Bit 6 (/PD) | Event                                    |
|-------------|-------------|--|
| 0           | 0           | WDT time out reset from Sleep mode       |
| 0           | 1           | WDT time out reset (Not from Sleep mode) |
| 1           | 0           | Reserved                                 |
| 1           | 1           | Power up or RSTB pin low condition       |

### 7.1.6 Initialization after Reset

- The oscillator is running, or will be started.
- The Watchdog timer is cleared.
- During power-on reset or RSTB pin low condition, the /TO bit and /PD bit of RF (Status) are set to “1.” At WDT time out reset, the /TO bit is cleared.
- The program counter (PCM: PCL) is cleared to all “0”.
- The subsequent table shows the other registers’ initial value.

### 7.1.6.1 Special Register

| Addr. | Name    | Initial Value          | Addr. | Name        | Initial Value          |
|-------|---------|------------------------|-------|-------------|------------------------|
| 00h   | INDF0   | ---- ---- <sup>1</sup> | 10h   | INDF2       | ---- ---- <sup>1</sup> |
| 01h   | FSR0    | 0000 0000              | 11h   | FSR2        | 1000 0000              |
| 02h   | BSR     | 0000 0000              | 12h   | BSR2        | 0000 0000              |
| 03h   | INDF1   | ---- ---- <sup>1</sup> | 13h   | General RAM | uuuu uuuu              |
| 04h   | FSR1    | 1000 0000              | 14h   | General RAM | uuuu uuuu              |
| 05h   | BSR1    | 0000 0000              | 15h   | General RAM | uuuu uuuu              |
| 06h   | STKPTR  | 0000 0000              | 16h   | General RAM | uuuu uuuu              |
| 07h   | PCL     | 0000 0000              | 17h   | General RAM | uuuu uuuu              |
| 08h   | PCM     | 0000 0000              | 18h   | General RAM | uuuu uuuu              |
| 09h   | PCH     | 0000 0000              | 19h   | General RAM | uuuu uuuu              |
| 0Ah   | ACC     | xxxx xxxx              | 1Ah   | General RAM | uuuu uuuu              |
| 0Bh   | TABPTRL | 0000 0000              | 1Bh   | General RAM | uuuu uuuu              |
| 0Ch   | TABPTRM | 0000 0000              | 1Ch   | General RAM | uuuu uuuu              |
| 0Dh   | TABPTRH | 0000 0000              | 1Dh   | General RAM | uuuu uuuu              |
| 0Eh   | LCDDATA | ---- ---- <sup>1</sup> | 1Eh   | General RAM | uuuu uuuu              |
| 0Fh   | STATUS  | cuxx xxxx <sup>2</sup> | 1Fh   | General RAM | uuuu uuuu              |

### 7.1.6.2 Control Register

| Addr. | Name           | Initial Value          | Addr. | Name     | Initial Value |
|-------|----------------|------------------------|-------|----------|---------------|
| 20h   | CPUCON         | 0--- -00c <sup>3</sup> | 30h   | STBCON   | 0000 0000     |
| 21h   | POST_ID        | -111 -000              | 31h   | PORTA    | xxxx xxxx     |
| 22h   | LCDARL         | 0000 0000              | 32h   | PACON    | 0000 0000     |
| 23h   | LCDARH         | 0000 --00              | 33h   | DCRA     | 1111 1111     |
| 24h   | INTSTA         | ---- -000              | 34h   | PAWAKE   | 0000 0000     |
| 25h   | TR0CON         | --00 0000              | 35h   | PAINTEN  | 0000 0000     |
| 26h   | TRL0L          | uuuu uuuu              | 36h   | PAINTSTA | 0000 0000     |
| 27h   | TRL0H          | uuuu uuuu              | 37h   | PORTB    | xxxx xxxx     |
| 28h   | T0CL           | 0000 0000              | 38h   | PBCON    | 0000 0000     |
| 29h   | T0CH           | 0000 0000              | 39h   | DCRB     | 1111 1111     |
| 2Ah   | TR1CON         | 0-- 0-00               | 3Ah   | PORTC    | ---- xxxx     |
| 2Bh   | TRL1           | uuuu uuuu              | 3Bh   | PCCON    | ---- 0000     |
| 2Ch   | TR2WCON        | 0000 0000              | 3Ch   | DCRC     | ---- 1111     |
| 2Dh   | TRL2           | uuuu uuuu              | 3Dh   | PORTD    | xxxx xxxx     |
| 2Eh   | LCDCON         | 0000 0000              | 3Eh   | PORTE    | xxxx xxxx     |
| 2Fh   | - <sup>4</sup> | 0000 0000              | 3Fh   | DCRDE    | 0011 0011     |

Legend: x: unknown      -: unimplemented read as "0"  
u: unchanged,      c: value depends on actual condition

<sup>1</sup> Not a physical register

<sup>2</sup> If it is a power-on reset or RSTB pin is at low condition, the /TO bit and /PD bit of RF (Status) are set to "1." If it is a WDT time out reset, the /TO bit is cleared and /PD bit remains unchanged.

<sup>3</sup> Bit 0 (MS0) of RE (CPUCON) is reloaded from "INIM" bit of code option when MCU resets.

<sup>4</sup> The register R2F must be fixed to 0x00.

## 7.2 Oscillator System

The oscillator system is used to generate the device clock. The oscillator system composed of an Internal RC, or External RC, or crystal oscillator for slow mode and an Internal RC, or External RC oscillator for Fast mode as shown in the diagram below.




Figure 7-4 Oscillator System Function Block Diagram

The **MS0** bit (mode select bit) of the **CPUCON** register (R20h) is used to set the Slow or Fast mode (see Section 7.3.1).

**0:** Slow mode (The MCU system Clock is from Fosc)

**1:** Fast mode (The MCU system Clock is from F<sub>HOSC</sub>)

### 7.2.1 32.8kHz RC or 32768Hz Crystal Oscillator

- 32.8kHz RC Internal oscillator

Select “RC oscillator for FOSC” in the code option and allow OSCI and OSCO pins to remain floating.

- 32.8kHz RC External oscillator

Select “RC oscillator for FOSC” in the code option and allow OSCO pin to remain floating. A resistor should be connected between OSCI and VDD pins.




Figure 7-5 Slow Mode RC Oscillators Circuit Diagram

- 32768kHz Crystal oscillator

Select “Crystal oscillator for FOSC” in the code option and connect a crystal between OSC1 and OSCO pins. The OSC1 and OSCO pins are also connected to ground through a 20pF capacitor.




Figure 7-6 Slow Mode Crystal Circuit Diagram

### 7.2.2 200kHz/300kHz/500kHz/1 MHz RC Oscillator

- 200kHz/300kHz/500kHz/1 MHz RC Internal oscillator

Select “RC oscillator for FHOSC” in the code option and allow the HOSCI pin to remain floating.

- 200kHz/300kHz/500kHz/1 MHz RC External oscillator

Select “RC oscillator for FHOSC” in the code option. A resistor should be connected between HOSCI and VDD pin.




Figure 7-7 Fast Mode RC Oscillators Circuit Diagram

### 7.3 MCU Operation Mode




Figure 7-8 MCU Operation Block Diagram

The following table shows the supported device functions for each MCU Mode.

| Device \ Mode  | Sleep | Idle | Slow      | Fast       |
|----------------|-------|------|-----------|------------|
| Osc.(32768Hz)  | ✗     | ✓    | ✓         | ✓          |
| Fsystem        | ✗     | ✗    | From Osc. | From Hosc. |
| Timer0~2       | ✗     | ✗    | ✓         | ✓          |
| INT            | ✗*    | ✗*   | ✓         | ✓          |
| I/O wake up    | ✓     | ✓    | ✗         | ✗          |
| Timer1 wake up | ✗     | ✓    | ✗         | ✗          |

Legend: ✓ = Function is available if enabled    ✗: Function is NOT supported

\* Interrupt flag will be recorded but not executed until MCU wakes up.

### 7.3.1 Slow, Fast, Sleep, and Idle Modes Operation

#### ■ CPUCON (R20h): MCU Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WBK   | -     | -     | -     | -     | GLINT | MS1   | MS0   |

**Bit 0 (MS0):** Select Slow Mode or Fast Mode

**0:** Slow Mode.

**1:** Fast Mode

**Bit 1 (MS1):** Select Sleep Mode or Idle Mode after executing “SLEP” instruction.

**0:** Sleep Mode

**1:** Idle Mode

#### ■ Slow Mode

When the MS0 bit of the CPUCON register is set to “0,” the MCU will enter into Slow Mode and the corresponding system clock is at 32kHz. The Slow mode feature allows performance of all system operations at reduced power consumption.

#### ■ Fast Mode

When the MS0 bit of the CPUCON register is set to “1,” the MCU will enter into Fast Mode. After setting the MS0 bit, it needs to count 32 clocks from HOSC, then the system clock switches from slow to high frequency. This mode allows performance of all the system operations at fast speed, but under highest consumption of power.

#### ■ Idle mode

When the MS1 bit of the CPUCON register is set to “1.” and the “SLEP” instruction is executed, the MCU will enter into Idle Mode. The Idle Mode suspends all system operations except for the 32kHz oscillator. It retains the internal status under low power consumption without stopping the clock function.

The Idle Mode is waken-up by the Timer 1 wake-up or by I/O pins wake-up (if enabled) and returns to either Slow Mode (MS0=0) or Fast Mode (MS0=1)

#### NOTE

*All registers remain unchanged during Sleep Mode.*


### ■ Sleep mode

When the MS1 bit of the CPUCON register is set to "0," and the "SLEP" instruction is executed, the MCU will enter into Sleep Mode. The Sleep Mode suspends all system operation and put on-hold the internal status immediately before the suspension of operation. Sleep Mode operates under very low power consumption and is waken-up by I/O pins wake-up.

#### NOTE

- The /PD bit of the Status Register (RFh) is cleared when the MCU enters Sleep Mode.
- This /PD bit is set to "1" by "WDTC" instruction, power-on reset, or by RSTB pin low condition.
- All registers remain unchanged during Sleep Mode.

### ■ Slow Mode to Fast Mode Timing



- Note:**
1. Slow Mode switches to Fast Mode at Time = 0 ms.
  2. System clock will switch to Fast Mode after a delay of 0.1ms by oscillator and enters into Fast Mode (i.e., system clock will be at 200, 300, or 500kHz).
  3. High frequency RC will be stabilized at Time=Ts (15~30  $\mu$ s).

Figure 7-9 Slow Mode to Fast Mode Timing Diagram

### ■ Code Example

```
;Entry FAST mode
BS    CPUCON,MS0
;Entry SLOW mode
BC    CPUCON,MS0
;Entry IDLE mode
BS    CPUCON,MS1
SLEP
NOP
;Entry SLEEP mode
BC    CPUCON, MS1
SLEP
NOP
```

### 7.3.2 Wake-up Operation

The oscillator is off during Sleep Mode. The MCU is awoken by input port (Port A), then returns to Fast Mode or Slow Mode (as determined by MS0 bit of CPUCON register as described in previous section).

When in Idle Mode, the 32kHz oscillator keeps on running. The MCU is awoken by input port (Port A) or Timer 1, and then returns to Fast Mode or Slow Mode (as determined by the MS0 bit of the CPUCON register as described in the previous section).

#### ■ PAWAKE (R34h): Port A Wake-up Function Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WKEN7 | WKEN6 | WKEN5 | WKEN4 | WKEN3 | WKEN2 | WKEN1 | WKEN0 |

**Bit 7 (WKEN7) ~ Bit 0 (WKEN0):** Wake-up function control bit of PortA.7 ~ PortA.0

**0:** Disable PortA.7 ~ PortA.0 wake-up function

**1:** Enable PortA.7 ~ PortA.0 wake-up function

#### ■ T1WKEN Bit of (R2Ah): Timer 1 Control Register

| Bit 7  | Bit 6 | Bit 5 | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|--------|-------|-------|--------|-------|-------|--------|--------|
| T1WKEN | -     | -     | TMR1IE | T1EN  | -     | T1PSR1 | T1PSR0 |

**Bit 7 (T1WKEN):** Timer 1 underflow wake-up function control bit in Idle Mode

**0:** Disable Timer 1 wake-up function

**1:** Enable Timer 1 wake-up function

## 7.4 Interrupts

When interrupt occurs, the GLINT bit of the CPUCON register is reset to “0”. It disables all interrupts, including Levels 1 ~ 5. Setting this bit to “1” will enable all un-masked interrupts.

### 7.4.1 Global Interrupt

#### ■ GLINT Bit of CPUCON (R20h) MCU Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WBK   | -     | -     | -     | -     | GLINT | MS1   | MS0   |

**Bit 2 (GLINT):** Global interrupt control bit

**0:** Disable all interrupts, including Level 1 ~ Level 5

**1:** Enable all un-masked interrupts

### ■ Interrupt Vector

| Interrupt Level | Interrupt Source | Start Address | Remarks             |
|-----------------|------------------|---------------|---------------------|
| -               | RESET            | 0x00000       | -                   |
| Level 1         | PortA.7 ~ 0      | 0x00002       | PAINT               |
| Level 2         | Reserved         | 0x00004       | Reserved            |
| Level 3         | Reserved         | 0x00006       | Reserved            |
| Level 4         | Timers 0~2       | 0x00008       | TMR0I, TMR1I, TMR2I |
| Level 5         | reserved         | 0x0000A       | Reserved            |

### ■ Code Example

```
; ***** Reset program
ResetSEG CSEG 0X00
    LJMP    RESET      ;(0x00) Initialize
    LJMP    PAINT      ;(0x02) Port A Interrupt
    LJMP    RESERVED   ;(0x04) Reserved
    LJMP    RESERVED   ;(0x06) Reserved
    LJMP    TIMERINT   ;(0x08) Timer-0,1,2 Interrupt
    LJMP    RESERVED   ;(0x0A) Reserved
INT     CSEG 0x20
; --- Push interrupt register          ; --- Pop interrupt register
PUSH:
    MOV     AccBuf,A
    MOVPR  StatusBuf,Status
    RET
    POP:
        MOVRP ACC,AccBuf
        MOVRP Status,StatusBuf
        RETI
```

### 7.4.2 Input Port (PortA.7 ~ PortA.0) Interrupt

PortA.0 ~ PortA.7 are used as external interrupt/wake-up input. If PA7IE ~ PA0IE bits of PAINTEN register are set to “1,” PortA.0 ~ PortA.7 are the external interrupt input port format.

### ■ PAINTSTA (R36h): PortA.7 ~ PortA.0 Interrupt Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7I  | PA6I  | PA5I  | PA4I  | PA3I  | PA2I  | PA1I  | PA0I  |

**Bit 7 (PA7I) ~ Bit 0 (PA0I): PortA.7 ~ PortA.0 Interrupt status**

Set to “1” when a pin falling edge is detected

Clear to “0” by software

■ PAINTEN (R35h): PortA.7 ~ PortA.0 Interrupt Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7IE | PA6IE | PA5IE | PA4IE | PA3IE | PA2IE | PA1IE | PA0IE |

Bit 7 (PA7IE) ~ Bit 0 (PA0IE): PortA.7 ~ PortA.0 Interrupt control bits

0: Disable Interrupt function

1: Enable Interrupt function

■ Code Example

```
; === Input PortA Interrupt
PAINT:
    SOCALL PUSH
    CLR     PAINTSTA
    :
    SOCALL POP
    RETI
```

### 7.4.3 Timer 0, Timer 1, and Timer 2 Interrupts

#### 7.4.3.1 Timer 0 Interrupt

Timer 0 is a 16-bit timer used for general time counting. When the counting value underflows, a Timer 0 interrupt takes place and the TRL0H: TRL0L value is reloaded into the timer automatically.

■ TMR0IE Bit of TR0CON (R25h) Timer 0 Control Register

| Bit 7 | Bit 6 | Bit 5  | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|-------|-------|--------|--------|-------|-------|--------|--------|
| -     | -     | TOENMD | TMR0IE | TOEN  | T0CS  | T0PSR1 | T0PSR0 |

Bit 4 (TMR0IE): Control bit of Timer 0 interrupt

0: Disable Timer 0 interrupt function

1: Enable Timer 0 interrupt function

■ TMR0I Bit of INTSTA (R24h) Timer Interrupt Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | -     | TMR2I | TMR1I | TMR0I |

Bit 0 (TMR0I): Status bit of Timer 0 interrupt

Set to “1” when Timer 0 counter underflows

Clear to “0” by software.

#### 7.4.3.2 Timer 1 Interrupt

Timer 1 is an 8-bit timer used for time counting and wake-up functions. When the counting value of Timer 1 underflows, interrupt occurs and the TRL1 value is reloaded to the timer.

##### ■ TMR1IE Bit of TR1CON (R2Ah) Timer 1 Control Register

| Bit 7  | Bit 6 | Bit 5 | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|--------|-------|-------|--------|-------|-------|--------|--------|
| T1WKEN | -     | -     | TMR1IE | T1EN  | -     | T1PSR1 | T1PSR0 |

**Bit 4 (TMR1IE):** Control bit of Timer 1 interrupt

**0:** Disable Timer 1 interrupt function

**1:** Enable Timer 1 interrupt function

##### ■ TMR1I Bit of INTSTA (R24h) Timer Interrupt Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | -     | TMR2I | TMR1I | TMR0I |

**Bit1 (TMR1I):** Status bit of Timer1 interrupt

Set to “1” when Timer1 counter underflows

Clear to “0” by software.

#### 7.4.3.3 Timer 2 Interrupt

Timer 2 is an 8-bit timer for time counting. When the counting value of Timer 2 underflows, interrupt occurs and the TRL2 value will be reloaded to the timer.

##### ■ TMR2IE Bit of TR2WCON (R2Ch) Timer 2 / Watchdog Timer Control Register

| Bit 7 | Bit 6   | Bit 5   | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|-------|---------|---------|--------|-------|-------|--------|--------|
| WDTEN | WDTPSR1 | WDTPSR0 | TMR2IE | T2EN  | T2CS  | T2PSR1 | T2PSR0 |

**Bit 4 (TMR2IE):** Control bit of Timer 2 interrupt

**0:** Disable Timer 2 interrupt function

**1:** Enable Timer 2 interrupt function

##### ■ TMR2I Bit of INTSTA (R24h) Timer Interrupt Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | -     | TMR2I | TMR1I | TMR0I |

**Bit 2 (TMR2I):** Status bit of Time 2 interrupt

Set to “1” when Timer 2 counter underflows

Clear to “0” by software.

#### 7.4.3.4 Code Example

```
; === Timer-0,1,2 Interrupt
TIMERINT:
    S0CALL PUSH
    JBS     INTSTA,TMR0I,toTM0INT
    JBS     INTSTA,TMR1I,toTM1INT
    JBS     INTSTA,TMR2I,toTM2INT
    SJMP    POP

; --- Timer 0 Interrupt
toTM0INT:
    BC      INTSTA,TMR0I
    :
    SJMP    POP
    RETI

; --- Timer 1 Interrupt
toTM1INT:
    BC      INTSTA,TMR1I
    :
    SJMP    POP
    RETI

; --- Timer 2 Interrupt
toTM2INT:
    BC      INTSTA,TMR2I
    :
    SJMP    POP
    RETI
```

## 7.5 Program ROM Map

| ROM Size = 96K Words  |                                |
|-----------------------|--------------------------------|
| Address               | Description                    |
| 0000h<br> <br>000Bh   | Interrupt Vector<br>(12 words) |
| 000Ch<br> <br>000Fh   | Code Option<br>(4 words)       |
| 0010h<br> <br>001Fh   | Test Program<br>(16 words)     |
| 0020h<br> <br>3FFFh   | 0020h<br> <br>3FFFh            |
| 4000h<br> <br>7FFFh   | Segment 2<br> <br>Segment 3    |
| 8000h<br> <br>BFFFh   | Segment 4<br> <br>Segment 5    |
| C000h<br> <br>FFFFh   | Segment 6<br> <br>Segment 7    |
| 10000h<br> <br>13FFFh | Segment 8<br> <br>Segment 9    |
| 14000h<br> <br>17FFFh | Segment 10<br> <br>Segment 11  |

## 7.6 RAM Map for Special Function and Control Registers

RAM Size: 104 Bytes + 64 Banks × 128 Bytes = 8296 Bytes

### 7.6.1 Special Function and Control Registers

Legend: R = Readable bit W = Writable bit -- = Not implemented

| Addr. | Register Name | Bit 7                                 | Bit 6                                 | Bit 5  | Bit 4      | Bit 3      | Bit 2      | Bit 1                          | Bit 0 |
|-------|---------------|---------------------------------------|---------------------------------------|--|------------|------------|------------|--------------------------------|-------|
| 0     | INDF0         | R/W                                   |                                       |  |            |            |            |                                |       |
|       |               | Indirect Addressing Pointer 0         |                                       |  |            |            |            |                                |       |
| 1     | FSR0          | R/W                                   |                                       |  |            |            |            |                                |       |
|       |               | File select Register 0 for INDF0 (R0) |                                       |  |            |            |            |                                |       |
| 2     | BSR           | R                                     | R                                     | R/W  | R/W        | R/W        | R/W        | R/W                            | R/W   |
|       |               | Fixed 0                               | Fixed 0                               | Bank Select Register (for INDF0 and general) |            |            |            |                                |       |
| 3     | INDF1         | R/W                                   |                                       |  |            |            |            |                                |       |
|       |               | Indirect Addressing Pointer 1         |                                       |  |            |            |            |                                |       |
| 4     | FSR1          | R                                     | R/W                                   | R/W  | R/W        | R/W        | R/W        | R/W                            | R/W   |
|       |               | Fixed 1                               | File Select Register 1 for INDF1 (R3) |  |            |            |            |                                |       |
| 5     | BSR1          | R                                     | R                                     | R/W  | R/W        | R/W        | R/W        | R/W                            | R/W   |
|       |               | Fixed 0                               | Fixed 0                               | Bank Select Register 1 (for INDF1)           |            |            |            |                                |       |
| 6     | STKPTR        | R/W                                   |                                       |  |            |            |            |                                |       |
|       |               | Stack Pointer                         |                                       |  |            |            |            |                                |       |
| 7     | PCL           | R/W                                   | R/W                                   | R/W  | R/W        | R/W        | R/W        | R/W                            | R/W   |
|       |               | PC7                                   | PC6                                   | PC5  | PC4        | PC3        | PC2        | PC1                            | PC0   |
| 8     | PCM           | R/W                                   | R/W                                   | R/W  | R/W        | R/W        | R/W        | R/W                            | R/W   |
|       |               | PC15                                  | PC14                                  | PC13   | PC12       | PC11       | PC10       | PC9                            | PC8   |
| 9     | PCH           | R                                     | R                                     | R  | R          | R          | R          | R                              | R/W   |
|       |               | Fixed to 0                            | Fixed to 0                            | Fixed to 0                                   | Fixed to 0 | Fixed to 0 | Fixed to 0 | Fixed to 0                     | PC16  |
| A     | ACC           | R/W                                   |                                       |  |            |            |            |                                |       |
|       |               | Accumulator                           |                                       |  |            |            |            |                                |       |
| B     | TABPTRL       | R/W                                   |                                       |  |            |            |            |                                |       |
|       |               | Low Byte of Table Pointer             |                                       |  |            |            |            |                                |       |
| C     | TABPTRM       | R/W                                   |                                       |  |            |            |            |                                |       |
|       |               | Middle Byte of Table Pointer          |                                       |  |            |            |            |                                |       |
| D     | TABPTRH       | R                                     | R                                     | R  | R          | R          | R          | R/W                            |       |
|       |               | Fixed to 0                            | Fixed to 0                            | Fixed to 0                                   | Fixed to 0 | Fixed to 0 | Fixed to 0 | High Byte of the Table Pointer |       |



(Continuation)

| Addr. | Register Name | Bit 7   | Bit 6   | Bit 5   | Bit 4                                     | Bit 3                                  | Bit 2  | Bit 1   | Bit 0   |
|-------|---------------|---------|---------|---------|---|--|--------|---------|---------|
| E     | LCDDATA       |         |         |         |   | R/W                                    |        |         |         |
|       |               |         |         |         |   | Indirect Register to LCD RAM           |        |         |         |
| F     | STATUS        | R       | R       | R/W     | R/W                                       | R/W                                    | R/W    | R/W     | R/W     |
|       |               | /TO     | /PD     | SGE     | SLE                                       | OV                                     | Z      | DC      | C       |
| 10    | INDF2         | R/W     |         |         |   |  |        |         |         |
|       |               |         |         |         |   | Indirect Addressing Pointer 2          |        |         |         |
| 11    | FSR2          | R       | R/W     | R/W     | R/W                                       | R/W                                    | R/W    | R/W     | R/W     |
|       |               | Fixed 1 |         |         |   | File Select Register 1 for INDF2 (R15) |        |         |         |
| 12    | BSR2          | R       | R       | R/W     | R/W                                       | R/W                                    | R/W    | R/W     | R/W     |
|       |               | Fixed 0 | Fixed 0 |         |   | Bank Select Register 2 (for INDF2)     |        |         |         |
| 20    | CPUCON        | R/W     | -       | -       | -   | -                                      | R/W    | R/W     | R/W     |
|       |               | WBK     | -       | -       | -   | -                                      | GLINT  | MS1     | MS0     |
| 21    | POST_ID       | R/W     | R/W     | R/W     | R/W                                       | R/W                                    | R/W    | R/W     | R/W     |
|       |               | FSR2_ID | LCD_ID  | FSR1_ID | FSR0_ID                                   | FSR2_PE                                | LCD_PE | FSR1_PE | FSR0_PE |
| 22    | LCDARL        |         |         |         | R/W                                       |  |        |         |         |
|       |               |         |         |         | LCD RAM Column Address                    |  |        |         |         |
| 23    | LCDARH        | R/W     | R/W     | R/W     | R/W                                       | -                                      | -      | R/W     | R/W     |
|       |               | ADJ3    | ADJ2    | ADJ1    | ADJ0                                      | -                                      | -      | LCDARH1 | LCDARH0 |
| 24    | INTSTA        | -       | -       | -       | -   | -                                      | R/W    | R/W     | R/W     |
|       |               | -       | -       | -       | -   | -                                      | TMR2I  | TMR1I   | TMR0I   |
| 25    | TR0CON        | -       | -       | R/W     | R/W                                       | R/W                                    | R/W    | R/W     | R/W     |
|       |               | -       | -       | T0ENMD  | TMR0IE                                    | T0EN                                   | T0CS   | T0PSR1  | T0PSR0  |
| 26    | TRL0L         |         |         |         | R/W                                       |  |        |         |         |
|       |               |         |         |         | Timer 0 Auto-reload Register Low Byte     |  |        |         |         |
| 27    | TRL0H         |         |         |         | R/W                                       |  |        |         |         |
|       |               |         |         |         | Timer 0 Auto-reload Register High Byte    |  |        |         |         |
| 28    | T0CL          |         |         |         | R/W                                       |  |        |         |         |
|       |               |         |         |         | Timer 0 Counting Value Register Low Byte  |  |        |         |         |
| 29    | T0CH          |         |         |         | R/W                                       |  |        |         |         |
|       |               |         |         |         | Timer 0 Counting Value Register High Byte |  |        |         |         |
| 2A    | TR1CON        | R/W     | -       | -       | R/W                                       | R/W                                    | -      | R/W     | R/W     |
|       |               | T1WKEN  | -       | -       | TMR1IE                                    | T1EN                                   | -      | T1PSR1  | T1PSR0  |

(Continuation)

| Addr. | Register Name | Bit 7                        | Bit 6          | Bit 5          | Bit 4          | Bit 3          | Bit 2          | Bit 1          | Bit 0          |
|-------|---------------|------------------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 2B    | TRL1          | R/W                          |                |                |                |                |                |                |                |
|       |               | Timer 1 Auto-reload Register |                |                |                |                |                |                |                |
| 2C    | TR2WCON       | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | WDTEN                        | WDTPSR1        | WDTPSR0        | TMR2IE         | T2EN           | T2CS           | T2PSR1         | T2PSR0         |
| 2D    | TRL2          | R/W                          |                |                |                |                |                |                |                |
|       |               | Timer 2 Auto-reload Register |                |                |                |                |                |                |                |
| 2E    | LCDCON        | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | R1EN                         | BLANK          | LCDON          | SFR2           | SFR1           | SFR0           | LCR1           | LCR0           |
| 2F    | -             | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | 0 <sup>1</sup>               | 0 <sup>1</sup> | 0 <sup>1</sup> | 0 <sup>1</sup> | 0 <sup>1</sup> | 0 <sup>1</sup> | 0 <sup>1</sup> | 0 <sup>1</sup> |
| 30    | STBCON        | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | KE                           | SCAN           | BitST          | ALL            | STB3           | STB2           | STB1           | STB0           |
| 31    | PORTA         | R/W                          | R/W            | R/W            | R/W            | R              | R              | R              | R              |
|       |               | Port A.7                     | Port A.6       | Port A.5       | Port A.4       | Port A.3       | Port A.2       | Port A.1       | Port A.0       |
| 32    | PACON         | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | PA7PU                        | PA6PU          | PA5PU          | PA4PU          | PA3PU          | PA2PU          | PA1PU          | PA0PU          |
| 33    | DCRA          | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | PA7DC                        | PA6DC          | PA5DC          | PA4DC          | PA3DC          | PA2DC          | PA1DC          | PA0DC          |
| 34    | PAWAKE        | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | WKEN7                        | WKEN6          | WKEN5          | WKEN4          | WKEN3          | WKEN2          | WKEN1          | WKEN0          |
| 35    | PAINTEN       | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | PA7IE                        | PA6IE          | PA5IE          | PA4IE          | PA3IE          | PA2IE          | PA1IE          | PA0IE          |
| 36    | PAINTSTA      | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
|       |               | PA7I                         | PA6I           | PA5I           | PA4I           | PA3I           | PA2I           | PA1I           | PA0I           |
|       |               | R/W                          | R/W            | R/W            | R/W            | R              | R              | R              | R              |
| 37    | PORTB         | Port B.7                     | Port B.6       | Port B.5       | Port B.4       | Port B.3       | Port B.2       | Port B.1       | Port B.0       |
|       |               | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
| 38    | PBCON         | PB7PU                        | PB6PU          | PB5PU          | PB4PU          | PB3PU          | PB2PU          | PB1PU          | PB0PU          |
|       |               | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |
| 39    | DCRB          | PB7DC                        | PB6DC          | PB5DC          | PB4DC          | PB3DC          | PB2DC          | PB1DC          | PB0DC          |
|       |               | R/W                          | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            | R/W            |

0<sup>1</sup>: The register R2Fh must be fixed to 0x00.

(Continuation)

| Addr. | Register Name | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    |
|-------|---------------|----------|----------|----------|----------|----------|----------|----------|----------|
| 3A    | PORTC         | —        | —        | —        | —        | R/W      | R/W      | R/W      | R/W      |
|       |               | —        | —        | —        | —        | Port C.3 | Port C.2 | Port C.1 | Port C.0 |
| 3B    | PCCON         | —        | —        | —        | —        | R/W      | R/W      | R/W      | R/W      |
|       |               | —        | —        | —        | —        | PC3PU    | PC2PU    | PC1PU    | PC0PU    |
| 3C    | DCRC          | —        | —        | —        | —        | R/W      | R/W      | R/W      | R/W      |
|       |               | —        | —        | —        | —        | PC3DC    | PC2DC    | PC1DC    | PC0DC    |
| 3D    | PORTD         | R/W      |
|       |               | Port D.7 | Port D.6 | Port D.5 | Port D.4 | Port D.3 | Port D.2 | Port D.1 | Port D.0 |
| 3E    | PORTE         | R/W      |
|       |               | Port E.7 | Port E.6 | Port E.5 | Port E.4 | Port E.3 | Port E.2 | Port E.1 | Port E.0 |
| 3F    | DCRDE         | R/W      |
|       |               | EHNPU    | ELNPU    | EHNDC    | ELNDC    | DHNPU    | DLNPU    | DHNDC    | DLNDC    |

### 7.6.2 Other Un-banked General RAM

| Address         | Un-banked (WBK = "0")           | Un-banked (WBK = "1")           |
|-----------------|---------------------------------|---------------------------------|
| 00h<br> <br>12h | Special Register<br>19 bytes    |                                 |
| 13h<br> <br>1Fh | General Purpose RAM<br>13 bytes |                                 |
| 20h<br> <br>24h | Control Register<br>5 bytes     |                                 |
| 25h<br> <br>3Fh | Control Register<br>27 bytes    | General Purpose RAM<br>27 bytes |
| 40h<br> <br>7Fh | General Purpose RAM<br>64 bytes |                                 |

### 7.6.3 Banked General RAM

| Address         | Bank 0              | Bank 1              | Bank 2              | Bank 3              | ..... | Bank 63             |
|-----------------|---------------------|---------------------|---------------------|---------------------|-------|---------------------|
| 80h<br> <br>FFh | General Purpose RAM | General Purpose RAM | General Purpose RAM | General Purpose RAM | ..... | General Purpose RAM |

## 7.7 LCD RAM Map

| LCD RAM               |               | LCDARH[1:0] |             |             |             |
|-----------------------|---------------|-------------|-------------|-------------|-------------|
| RAM Address<br>LCDARL | Bit 7 - Bit 0 | 11 (Page 3) | 10 (Page 2) | 01 (Page 1) | 00 (Page 0) |
|                       |               | COM31-COM24 | COM23-COM16 | COM15-COM8  | COM7-COM0   |
| SEG0                  | 00H           |             |             |             |             |
| :                     | :             |             |             |             |             |
| SEG97                 | 61H           |             |             |             |             |

## 7.8 Special Function Registers

### 7.8.1 ACC (R0Ah): Accumulator Register

Internal data transfer or instruction operand holding

### 7.8.2 POST\_ID (R21h): Post Increase / Decrease Control Register

| Bit 7   | Bit 6  | Bit 5   | Bit 4   | Bit 3  | Bit 2 | Bit 1  | Bit 0  |
|---------|--------|---------|---------|--------|-------|--------|--------|
| FSR2_ID | LCD_ID | FSR1_ID | FSR0_ID | FSR2PE | LCDPE | FSR1PE | FSR0PE |

**Bit 0 (FSR0PE):** Enable FSR0 post increase/decrease function. FSR0 will NOT carry into or borrow from BSR.

**Bit 1 (FSR1PE):** Enable FSR1 post increase/decrease function. FSR1 will carry into or borrow from BSR1.

**Bit 3 (FSR2PE):** Enable FSR2 post increase/decrease function. FSR2 will carry into or borrow from BSR2.

**Bit 4 (FSR0\_ID):** 1: auto increase FSR0  
0: auto decrease FSR0

**Bit 5 (FSR1\_ID):** 1: auto increase FSR1  
0: auto decrease FSR1.

**Bit 7 (FSR2\_ID):** 1: auto increase FSR2  
0: auto decrease FSR2

### 7.8.3 BSR, FSR0, INDF0 (R02h, R01h, R00h): Indirect Addressing Pointer 0 Registers

**BSR (R02h)** determines which bank is active (working bank) among the 64 banks (Bank 0 ~ Bank 63).

**FSR0 (R01h)** is an address register for INDF0. You can select up to 256 bytes (Address: 00 ~ 0FFh).

**INDF0 (R00h)** is not a physically implemented register.

#### 7.8.4 BSR1, FSR1, INDF1 (R05h, R04h, R03h): Indirect Address Pointer 1 Registers

- BSR1 (R05h)** is a bank register for INDF1. It cannot determine the working bank for general register.
- FSR1 (R04h)** is an address register for INDF1. You can select up to 128 bytes (Address: 80 ~ OFFh). Bit 7 of FSR1 is fixed to “1”.
- INDF1 (R03h)** is not a physically implemented register.

#### 7.8.5 BSR2, FSR2, INDF2 (R12h, R11h, R10h): Indirect Address Pointer 2 Registers

- BSR2 (R12h)** is a bank register for INDF2. It cannot determine the working bank for general register.
- FSR2 (R11h)** is an address register for INDF2. You can select up to 128 bytes (Address: 80 ~ OFFh). Bit 7 of FSR2 is fixed to “1”.
- INDF2 (R10h)** is not a physically implemented register.

##### ■ Code Example

```
;Data transform Bank 0 to Bank 1:
    MOV    A,#00110011B          ; Enable FSR0 & FSR1 post increase
    MOV    POST_ID,A
    BANK   #0                   ; BSR = 0 working Bank
    MOV    A,#1
    MOV    BSR1,A               ; BSR1 = 1 is Bank 1
    MOV    A,#80H
    MOV    FSR0,A               ; FSR0 = 80H
    CLR    FSR1                 ; FSR1 = 80H
    MOV    A,#80H
    RPT    ACC
    MOVRP  INDF1,INDF0         ; Move 80H ~ OFFH data to Bank1
    :
;Data transform Bank 0 to Bank 2:
    MOV    A,#10101010B          ; Enable FSR0 & FSR2 post increase
    MOV    POST_ID,A
    BANK   #0                   ; BSR = 0 working Bank
    MOV    A,#2
    MOV    BSR2,A               ; BSR2 = 1 is Bank 2
    MOV    A,#80H
    MOV    FSR0,A               ; FSR0 = 80H
    CLR    FSR2                 ; FSR2 = 80H
    MOV    A,#80H
    RPT    ACC
    MOVRP  INDF2,INDF0         ; Move 80H ~ OFFH data to Bank2
    :
```

### ■ INDF1 Linear Address Capabilities




Figure 7-10 INDF1 Linear Address Capabilities Diagram

### ■ Code Example

```

;***** Const => Working bank setting
;* REG => Save or Recall register
;***** RAM stack macro
;*** Initial RAM stack
IniRAMsk MACRO #Const
    MOV A,#Const
    MOV BSR1,A
    CLR FSR1
    BS POST_ID,FSR1PE
    ENDM

; *** Push RAM stack
PushRAM MACRO REG
    BS POST_ID,FSR1_ID
    MOVRP INDF1,REG
    ENDM
; *** Pop RAM stack
PopRAM MACRO REG
    BC POST_ID,FSR1_ID
    MOVPR REG,INDF1
    ENDM

; *** Main start program
Mstart:
    :
    :
    IniRAMsk #29
    :
    :
    MnLoop:
    :
    :
    LJMP MnLoop

; *** Interrupt routine
IntSR:
    PushRAM ACC
    PushRAM Status
    :
    :
    PopRAM Status
    PopRAM ACC
    RETI

```

### ■ INDF2 Linear Address Capabilities




Figure 7-11 INDF2 Linear Address Capabilities Diagram

### ■ Code Example

```
;***** Main start program
;* Const => Working bank setting
;* REG => Save or Recall register
;***** RAM stack macro
;*** Initial RAM stack
IniRAMsk MACRO #Const
    MOV A,#Const
    MOV BSR2,A
    CLR FSR2
    BS POST_ID,FSR2PE
ENDM
;*** Push RAM stack
PushRAM MACRO REG
    BS POST_ID,FSR2_ID
    MOVRP INDF2,REG
    ENDM
;*** Pop RAM stack
PopRAM MACRO REG
    BC POST_ID,FSR2_ID
    MOVPR REG,INDF2
    ENDM
; *** Main start program
Mstart:
    :
    :
    IniRAMsk #29
    :
    :
    MnLoop:
        :
        :
        LJMP MnLoop
; *** Interrupt routine
IntSR:
    PushRAM ACC
    PushRAM Status
    :
    :
    PopRAM Status
    PopRAM ACC
    RETI
```

### 7.8.6 STKPTR (R06h): Stack Pointer Register

The initial stack pointer is 00h. Each INT/CALL will stack (the STKPTR will subtract 2) two bytes of address with a total capacity of 32 levels. When stack overflows, it will replace the first stack level.

**NOTE**

*This Bank RAM does not include the stack RAM. The stack RAM is independent.  
You cannot see the stack RAM.*

### 7.8.7 PCL, PCM, PCH (R07h, R08h, R09h): Program Counter Registers

| Bit 23 ~ Bit17 | Bit16 | Bit 15 ~ Bit 8 | Bit 7 ~ Bit 0 |
|----------------|-------|----------------|---------------|
| 0              | PCH   | PCM            | PCL           |

The configuration structure can generate up to 9K×16 on-chip ROM addresses for the relative programming instruction codes.

- “**SOCALL**” loads the low 12 bits of the PC (4K×16 ROM)
- “**SCALL**” or “**SJUMP**” loads the low 13 bits of the PC (8K×16 ROM)
- “**LCALL**” or “**LJUMP**” loads the full 14 bits of the PC (96K×16 ROM)
- “**ADD R7, A**” or “**ADC R7, A**” allows a relative address to be added into the current PC. The carry bit of R7 will automatically carry into PCM.

#### ■ Code Example

```

START:
    MOV     A,entry
    MOV     number,A                      ;number ← entry
    LCALL   Indirect_JUMP

AAA:
    :
    :

Indirect_JUMP:
    MOV     A,number
    ADD     A,ACC                         ;A← 2*A
    ADD     PCL,A                         ;PCL← PCL+A
function_table:
    LJMP   function_address_1            ; number=0
    LJMP   function_address_2            ; number=1
    LJMP   function_address_3            ; number=2
    LJMP   function_address_4            ; number=3
    LJMP   function_address_5            ; number=4
    LJMP   function_address_6            ; number=5
    LJMP   function_address_7            ; number=6
    :
.function_address_1:
    :
    :
    RET                                ;PC will return to AAA label

```

### 7.8.8 TABPTRL, TABPTRM, TABPTH (R0Bh, R0Ch, R0Dh): Table Pointer Registers

| Bit 23 ~ Bit18 | Bit 17 ~ Bit 16 | Bit 15 ~ Bit 8 | Bit 7 ~ Bit 0 |
|----------------|-----------------|----------------|---------------|
| 0              | TABPTRH         | TABPTRM        | TABPTRL       |

Program ROM or Internal ROM address register.

**Bit 17 ~ Bit 1** are used to point the memory address.

**Bit 0:** is used to select whether low byte or high byte (see TBRD instruction in the Instruction Set under Section 12)

#### ■ Code Example:

```
; *** Program ROM
:
:
TBPTH  #(PROMTabB*2)/10000H
TBPTM  #(PROMTabB*2)/100H
TBPTL  #PROMTabB*2
:
:
TBRD    0,ACC           ;not change
TBRD    1,ACC           ;auto-increase
TBRD    2,ACC           ;auto-decrease
:

; *** Program ROM data
PROMTabB:
DB      0x00,0x01,0x02,0x03,0x04,0x05
DB      0x10,0x11,0x12,0x13,0x14,0x15
DB      0x20,0x21,0x22,0x23,0x24,0x25
```

### 7.8.9 CPUCON (R20h): MCU Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WBK   | -     | -     | -     | -     | GLINT | MS1   | MS0   |

**Bit 7 (WBK):** Select Working RAM

**0:** Set unbanked (24h~3Fh) change to Control registers

**1:** Set unbanked (24h~3Fh) change to General Purpose RAM

**Bit 2 (GLINT):** Global interrupt control bit

**0:** Disable all interrupts

**1:** Enable all un-mask interrupts

**Bit 1 (MS1):** Select Sleep Mode or Idle Mode after executing “SLEP” instruction

**0:** Sleep Mode

**1:** Idle Mode

**Bit 0 (MS0):** Select Slow Mode or Fast Mode

**0:** Slow Mode

**1:** Fast Mode

### 7.8.10 STBCON (R30): Strobe Output Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| KE    | SCAN  | BitST | ALL   | STB3  | STB2  | STB1  | STB0  |

**Bit 7 (KE):** Port A input enable/disable control bit (control at Port A.6 ~ 0)

**0:** Disable Port A input function.

**1:** Enable Port A input function.

**Bit 6 (SCAN):** Automatic key scan or specify the scan signal bit by bit

**0:** Key scan is specified as “Bits STB3 ~ 0 defined”

**1:** Auto strobe scanning

**Bit 5 (BitST):** Enable SEG0 ~ SEG15 as key strobe pins

**0:** SEG0 ~ SEG15 are used as LCD segment signal pins only

**1:** SEG0 ~ SEG15 are used as key strobe pins and LCD segment pins.  
Strobe signal is STB3 ~ 0 defined

**Bit 4 (ALL):** Set all strobe

**0:** Bit strobe

**1:** All strobe

**Bits 3 ~ 0 (STB3 ~ 0):** 16 to 1 multiplex selector of key strobe pin (control at SEG15~0)

### 7.8.11 Port A (R31h): General I/O Pins Register

Port A (R31h) PortA.0 ~ 7 are general I/O pin registers

### 7.8.12 PACON (R32h): Port A Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7PU | PA6PU | PA5PU | PA4PU | PA3PU | PA2PU | PA1PU | PA0PU |

**Bits 7 ~ 0 (PA7PU ~ PA0PU):** Enable PortA.0 ~ PortA.7 pull-up resistor bits

0: Disable PortA.0 ~ PortA.7 pull-up resistor

1: Enable PortA.0 ~ PortA.7 pull-up resistor

### 7.8.13 DCRA (R33h): Port A Direction Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7DC | PA6DC | PA5DC | PA4DC | PA3DC | PA2DC | PA1DC | PA0DC |

**Bits 7 ~ 0 (PA7DC ~ PA0DC):** PortA.0~PortA.7 direction control bits

0: Set to output pin

1: Set to input pin

### 7.8.14 PAWAKE (R34h): Port A Wake-up Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WKEN7 | WKEN6 | WKEN5 | WKEN4 | WKEN3 | WKEN2 | WKEN1 | WKEN0 |

**Bits 7 ~ 0 (WKEN7 ~ WKEN0):** Wake-up enable control bits of PortA.7~PortA.0.

0: Disable PortA.7 ~ PortA.0 wake-up function

1: Enable PortA.7 ~ PortA.0 wake-up function

#### NOTE

*This function is only available with Port A selected as input pin.*

### 7.8.15 PAINTEN (R35h): Port A Interrupt Enable Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7IE | PA6IE | PA5IE | PA4IE | PA3IE | PA2IE | PA1IE | PA0IE |

**Bits 7 ~ 0 (PA7IE ~ PA0IE):** Interrupt Control bits

0: Disable Port A interrupt function

1: Enable Port A interrupt function

#### NOTE

*This function is only available with Port A selected as input pin.*

### 7.8.16 PAINTSTA (R36h): Port A Interrupt Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7I  | PA6I  | PA5I  | PA4I  | PA3I  | PA2I  | PA1I  | PA0I  |

**Bits 7 ~ 0 (PA7I ~ PA0I):** INT status of Port A.7 ~ Port A.0 interrupt bits

Set to “1” when a pin falling edge detected.

Clear to “0” by software.

### 7.8.17 Port B (R37h): General I/O Pin Registers

**Port B (R37h)** Port B.0 ~ 7 are general I/O pin registers.

### 7.8.18 PBCON (R38h): Port B Pull-up Resistor Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PB7PU | PB6PU | PB5PU | PB4PU | PB3PU | PB2PU | PB1PU | PB0PU |

**Bit 7 ~ Bit 0 (PB7PU ~ PB0PU):** Port B.0 ~ Port B.7 pull-up resistor control bits

**0:** Disable pull-up resistor

**1:** Enable pull-up resistor

#### NOTE

*This function is only available with Port B selected as input pin.*

### 7.8.19 DCRB (R39h): Port B Direction Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PB7DC | PB6DC | PB5DC | PB4DC | PB3DC | PB2DC | PB1DC | PB0DC |

**Bit 7 ~ Bit 0 (PB7DC ~ PB0DC):** Port B.0 ~Port B.7 direction control bits

**0:** Set to output pin

**1:** Set to input pin

### 7.8.20 Port C (R3Ah): General I/O Pin Register

**Port C (R3Ah)** Ports C.0 ~ 3 are general I/O pin registers.

### 7.8.21 PCCON (R3Bh): Port C Pull-up Resistor Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | PC3PU | PC2PU | PC1PU | PC0PU |

**Bit 3 ~ Bit 0 (PC3PU ~ PC0PU):** Port C.0 ~ PortC.3 pull-up resistor control bits

**0:** Disable pull-up resistor

**1:** Enable pull-up resistor

**NOTE**

*This function is only available with Port C selected as input pin.*

### 7.8.22 DCRC (R3Ch): Port C Direction Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | PC3DC | PC2DC | PC1DC | PC0DC |

**Bits 3 ~ 0 (PC3DC ~ PC0DC):** Port C.0 ~PortC.3 direction control bits

**0:** Set to output pin

**1:** Set to input pin

### 7.8.23 Port D, Port E (R3Dh, R3Eh): General I/O Pins Registers

**Port D (R3Dh)** Ports D.0 ~ 7 are general I/O pin registers

**Port E (R3Eh)** Ports E.0 ~ 7 are general I/O pin registers

### 7.8.24 DCRDE (R3Fh): Port D/Port E Direction Control and Pull-up Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EHNPU | ELNPU | EHNDC | ELNEC | DHNPU | DLNPU | DHNDC | DLNDC |

**Bit 1, Bit 5 (DHNDC, EHNDC) and Bit 0, Bit 4 (DLNDC, ELNDC):** Port D and E high / low nibbles direction control.

**0:** Set to output pin

**1:** Set to input pin

**Bit 3, Bit 7 (DHNPU, EHNPU) and Bit 2, Bit 6 (DLNPU, ELNPU):** Enable Ports D and E high/low nibbles pull-high resistor.

**0:** Disable pull-up resistor

**1:** Enable pull-up resistor

**NOTE**

1. The pull-up function is only available with Ports D and E selected as input pins.
2. When Ports D and E bits are set to input pin, a 15  $\mu$ sec delay in reading Ports D and E data must be provided. Otherwise, the read data will be inaccurate. See Example below.

■ **Code Example**

```
; *** Set Port D to input pins
    MOV     A,#0XF0
    MOV     DCRDE,A
Read_PD:
    JBS     PORTD,0,Read_PD
    Delay 15usec
    JBS     PORTD,0,Read_PD
    SJMP   Read_PD

; *** Set Port E to input pins
    MOV     A,#0XF0
    MOV     DCRDE,A
Read_PE:
    JBS     PORTE,0,Read_PE
    Delay 15usec
    JBS     PORTE,0,Read_PE
    SJMP   Read_PE
```

## 8 Peripheral

### 8.1 Timer 0 (16 Bits Timer with Event Counter Function)




Figure 8-1 Timer 0 Function Block Diagram

### ■ Timer 0 Mode

Timer 0 is a general-purpose 16 bits down counter used on applications that require time counting with interrupt. The clock source ( $F_{Cs}$ ) is selectable from the oscillator clock ( $F_{osc}$ ) or half of the system clock ( $F_{hosc}$ ).

A prescaler for the timer is also provided. The T0PSR1 ~ T0PSR0 bits of TR0CON register determine the prescaler ratio and generate different clock rates as clock source for the timer.

Counter value is decreased by one (count down) according to the timer clock source frequency. When underflow occurs, the timer interrupt is triggered if the global interrupt and Timer 0 interrupt are both enabled. At the same time, TRL0H:TRL0L will automatically reload into 16 bits counter.

$$T = \frac{1}{F_{Cs}} \times \text{Prescaler} \times (TRL0H : TRL0L + 1)$$

### ■ Event Counter Mode, EVIN (PortC.3) Pin


Event counter is a function that allows the 16-bit counter value to decrease by one when an event occurs on EVIN pin at every rising edge. In other words, the clock source of Timer 0 is from external event (EVIN pin).

The EVIN pin can be configured into event counter input function by setting the T0ENMD bit of TR0CON register (see next page) to “1.” The counter value of Timer 0 will be stored in T0CH:T0CL registers.

#### NOTE

*If the program uses an event counter mode, Port C.3 will be fixed as an input pin and Port C.3 cannot be controlled by the “DCRC” register.*

### ■ Event Counter Mode Example



### 8.1.1 Timer 0 Registers

#### ■ TRL0H:TRL0L (R26h, R27h): Timer 0 Reload Registers

Reloaded registers are used to store the auto-reload value of Timer 0. When Timer 0 is enabled or underflow occurs, TRL0H:TRL0L registers will automatically reload into 16 bits counter.

#### ■ T0CH:T0CL(R28H, R29H): Timer 0 Counter Value Register

Used to store the value compared with Timer 0 register.

#### ■ TR0CON (R25h): Timer Control Register

| Bit 7 | Bit 6 | Bit 5  | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|-------|-------|--------|--------|-------|-------|--------|--------|
| –     | –     | T0ENMD | TMR0IE | T0EN  | T0CS  | T0PSR1 | T0PSR0 |

**Bit 5 (T0ENMD):** Timer 0/Event counter select bit

**0:** Timer 0 mode

**1:** Event counter mode

**Bit 4 (TMR0IE):** Timer 0 interrupt control bit

**0:** Disable Interrupt function

**1:** Enable Interrupt function

**Bit 3 (T0EN):** Timer 0 enable control bit

**0:** Disable

**1:** Enable

**Bit 2 (T0CS):** Timer 0 clock source select bit

**0:** Clock source is from FOSC

**1:** Clock source is from FHOSC/2

**Bit 1 ~ Bit 0 (T0PSR1 ~ T0PSR0):** Timer 0 prescaler select bits

| T0PSR1: T0PSR0 | Prescaler Value |
|----------------|-----------------|
| 00             | 1:1             |
| 01             | 1:4             |
| 10             | 1:16            |
| 11             | 1:64            |

#### ■ CPUCON (R20h): MCU Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WBK   | –     | –     | –     | –     | GLINT | MS1   | MS0   |

**Bit 2 (GLINT):** Global interrupt enable/disable bit

**0:** Disable all interrupts

**1:** Enable all un-masked interrupts

■ INTSTA (R24h): Timer Interrupt Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | -     | TMR2I | TMR1I | TMR0I |

**Bit 0 (TMR0I):** When Timer 0 interrupt occurs, this bit will be set. Clear to “0” by software.

■ Code Example

```

; === Timer 0 interrupt
TIMERINT:
    PUSH
    JBC    INTSTA,TMR0I,Q_Time
    BC     INTSTA,TMR0I
    BTG    PORTA,7
:Q_Time:
    POP
    RETI
; === Timer0 = [1/(300K/2)] * [1 x(1FFFh + 1)]
:Timer0SR:
    :
    System setting 300KHz
    PA.7 setting output pin
    :
    MOV    A,#0B00000100
    AND    TR0CON,A           ; FHOsc & Pre-scale 1:1
    MOV    A,#0X1F
    MOV    TRL0H,A
    MOV    A,#0xFF
    MOV    TRL0L,A           ; 13.65ms=[1x(8191 + 1)/(300K/2)
    BC     TR0CON,T0ENMD      ; 0=>Timer0 mode
    BS     TR0CON,T0EN        ; Timer0 enable.
    BS     TR0CON,TMR0IE      ; Timer0 interrupt enable.
    BC     INTSTA,TMR0I       ; Clear Timer0 interrupt status
    BS     CPUCON,GLINT       ; Enable global interrupt
:TimeLoop:
    SJMP   TimeLoop

; === Timer 0 interrupt
TIMERINT:
    PUSH
    JBC    INTSTA,TMR0I,Q_Time
    BC     INTSTA,TMR0I
    BTG    PORTA,7
:Q_Time:
    POP
    RETI
; === Event counter set
:TR0_Event:
    :
    PA.7 setting output pin
    :
    MOV    A,#0xFF            ; Switch 256 times reload
    MOV    TRL0L,A
    CLR    TRL0H               ; Count start 0FFh
    BS     TR0CON,T0ENMD      ; 1=>Event counter mode
    BS     TR0CON,T0EN        ; Enable Timer0
    BS     TR0CON,TMR0IE      ; Enable Timer0 interrupt
    BS     CPUCON,GLINT       ; Enable global interrupt
:EventWait:
    SJMP   EventWait

```

## 8.2 Timer 1 (8 Bits)




Figure 8-2 Timer 1 Function Block Diagram

Timer 1 is a general-purpose 8-bit down counter used on applications that require time counting with interrupt and wake up functions. The clock source is from the oscillator clock (Fosc).

A prescaler for the timer is also available. The T1PSR1 ~ T1PSR0 bits of TR1CON register determine the pre-scale ratio and generate different clock rates as clock source for the timer. Setting T1WKEN bit of TR1CON register to “1” will enable the Timer 1 underflow wake-up function in Idle Mode.

Counter value will be decreased by one (count down) according to timer clock source frequency. When the counter underflows, the timer interrupt is triggered if the global interrupt and Timer 1 interrupt are both enabled. At the same time, TRL1 will automatically reload into 8 bits counter.

$$T = \frac{1}{F_{osc}} \times \text{Prescaler} \times (TRL1 + 1)$$

### 8.2.1 Timer 1 Registers

#### ■ TRL1 (R2Bh): Timer 1 Reload Register

This register is used to store the auto-reload value of Timer 1. When Timer 1 is enabled or underflow occurs, TRL1 register will automatically reload into 8 bits counter.

#### ■ CPUCON (R20h): MCU Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WBK   | -     | -     | -     | -     | GLINT | MS1   | MS0   |

**Bit 2 (GLINT):** Global interrupt enable/disable bit

**0:** Disable all interrupt

**1:** Enable all un-masked interrupt

■ **TR1CON (R2Ah): Timer 1 Control Register**

| Bit 7  | Bit 6 | Bit 5 | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|--------|-------|-------|--------|-------|-------|--------|--------|
| T1WKEN | -     | -     | TMR1IE | T1EN  | -     | T1PSR1 | T1PSR0 |

**Bit 7 (T1WKEN):** Enable bit of Timer 1 underflow wake-up function in Idle Mode

0: Disable Timer 1 wake-up function

1: Enable Timer 1 wake-up function

**Bit 4 (TMR1IE):** Control bit of Timer 1 interrupt

0: Disable Interrupt function

1: Enable Interrupt function

**Bit 3 (T1EN):** Timer 1 enable control bit

0: Disable Timer 1 (stop counting)

1: Enable Timer 1

**Bits 1 ~ 0 (T1PSR1 ~ T1PSR0):** Timer 1 prescaler select bits

| T1PSR1: T1PSR0 | Prescaler Value |
|----------------|-----------------|
| 00             | 1:4             |
| 01             | 1:16            |
| 10             | 1:64            |
| 11             | 1:256           |

■ **INTSTA (R24h): Timer Interrupt Status Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | -     | TMR2I | TMR1I | TMROI |

**Bit 1 (TMR1I):** When Timer 1 interrupt occurs, this bit will be set. Clear to “0” by software.

■ **Code Example**

```
; === Timer 1 interrupt
TIMERINT:
    PUSH
    JBC    INTSTA,TMR1I,Q_Time
    BC     INTSTA,TMR1I
    BTG    PORTA,7
:Q_Time:
    POP
    RETI
; === Timer1 = 32.768K / [256 x (3Fh + 1)]
Timer1SR:
    :
    PA.7 setting output pin
    :
    MOV    A,#10000011B
    MOV    TR1CON,A           ; Fosc & Pre-scale 1:256 & wakeup
    MOV    A,#03FH
    MOV    TRL1,A             ; 0.5sec=[256x(63+1)]/32.768K
    BS    TR1CON,T1EN         ; Timer1 enable.
    BS    TR1CON,TMR1IE       ; Timer1 interrupt enable.
    BC    INTSTA,TMR1I        ; Clear timer1 interrupt status.
    BS    CPUCON,GLINT        ; Enable global interrupt.
    BS    CPUCON,MS1           ; Idle mode.

T1Wloop:
    SLEP
    NOP
    :
    SJMP   T1Wloop
```

### 8.3 Timer 2 (8 Bits)




Figure 8-3 Timer 2 Function Block Diagram

Timer 2 is a general-purpose 8 bits down counter used on applications that require a time counter with interrupt. The clock source (Fcs) may be selected from the oscillator clock (Fosc) or half of the system clock (Fosc/2).

A prescaler for the timer is also available. The T2PSR1 ~ T2PSR0 bits of TR2WCON register determine the prescaler ratio and generate different clock rates as clock source for the timer.

Counter value is decreased by one (counting down) according to the timer clock source frequency. When counter value underflows, the timer interrupt is triggered (if Timer 2 interrupt is enabled).

$$T = \frac{1}{F_{cs}} \times \text{Prescaler} \times (TRL2 + 1)$$

#### 8.3.1 Timer 2 Registers

##### ■ TRL2 (R2Dh): Timer 2 Reload Register

This register is used to store the auto-reload value of Timer 2. When Timer 2 is enabled or underflow occurs, TRL2 register will automatically reload into 8 bits counter.

##### ■ TR2WCON (R2Ch): Timer 2/Watchdog Timer Control Register

| Bit 7 | Bit 6   | Bit 5   | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|-------|---------|---------|--------|-------|-------|--------|--------|
| WDTEN | WDTPSR1 | WDTPSR0 | TMR2IE | T2EN  | T2CS  | T2PSR1 | T2PSR0 |

**Bit 4 (TMR2IE):** Control bit of Timer 2 interrupt

**0:** Disable Interrupt function

**1:** Enable Interrupt function

**Bit 3 (T2EN):** Timer 2 Enable Control bits

**0:** Disable Timer 2 (stop counting)

**1:** Enable Timer 2

**Bit 2 (T2CS):** Timer 2 clock source select bit

**0:** Clock source is from FOSC

**1:** Clock source is from FHOSC / 2

**Bits 1 ~ 0 (T2PSR1 ~ T2PSR0):** Timer 2 prescaler select bits

| T2PSR1: T2PSR0 | Prescaler Value |
|----------------|-----------------|
| 00             | 1:1             |
| 01             | 1:2             |
| 10             | 1:4             |
| 11             | 1:8             |

■ **CPUCON (R20h): MCU Control Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WBK   | -     | -     | -     | -     | GLINT | MS1   | MS0   |

**Bit 2 (GLINT):** Global interrupt enable/disable bit

**0:** Disable all interrupts

**1:** Enable all un-mask interrupts

■ **INTSTA (R24h): Timer Interrupt Status Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | -     | TMR2I | TMR1I | TMR0I |

**Bit 2 (TMR2I):** When Timer 2 interrupt occurs, this bit will be set. Clear to “0” by software.

### ■ Code Example

```
; === Timer 2 interrupt
:TIMERINT:
    PUSH
    JBC INTSTA,TMR2I,Q_Time
    BC INTSTA,TMR2I
    BTG PORTA,7
:Q_Time:
    POP
    RETI
; === Timer2 = (1/32.768K) X [4 x (FFh + 1)]
:Timer2SR:
    :
    PA.7 setting output pin.
    :
    MOV A,#00000010B
    MOV TR2WCON,A      ; Fosc & Pre-scale=1:4
    MOV A,#0xFF
    MOV TRL2,A          ; 31.25ms=[4x(255+1)]/32768
    BS TR2WCON,T2EN    ; Timer2 Enable
    BS TR2WCON,TMR2IE  ; Timer2 interrupt Enable
    BC INTSTA,TMR2I    ; Clear Timer2 interrupt Status
:TMR2Loop:
    SJMP TMR2Loop
```

## 8.4 Watchdog Timer (WDT)




Figure 8-4 Watchdog Timer Function Block Diagram

The Watchdog Timer (WDT) clock source comes from an on-chip RC oscillator (16kHz  $\pm 20\%$ , MCU in Sleep mode) or Fosc/2 (MCU in fast, slow, or idle mode). Therefore the WDT will keep on running even after the oscillator has been turned off.

The WDTEN bit controls WDT's enable/disable functions. The initial state of WDT is disabled. When WDT is enabled, its time-out will cause the MCU to reset. You should use "WDTC" instruction to clear the WDT value before WDT time-out. A prescaler is provided to generate different clock rates for the WDT clock source. The prescaler ratio is defined by WDTPSR1 and WDTPSR0.

The WDT time out range is 64ms (prescaler=1:4) to 2.048 second (prescaler=1:128).

$$T = \frac{1}{F_{WDT}} \times \text{Prescaler} \times (WDT + 1)$$

### 8.4.1 Watchdog Timer (WDT) Registers

#### ■ TR2WCON (R2Ch): Timer 2/Watchdog Timer Control Register

| Bit 7 | Bit 6   | Bit 5   | Bit 4  | Bit 3 | Bit 2 | Bit 1  | Bit 0  |
|-------|---------|---------|--------|-------|-------|--------|--------|
| WDTEN | WDTPSR1 | WDTPSR0 | TMR2IE | T2EN  | T2CS  | T2PSR1 | T2PSR0 |

**Bit 7 (WDTEN):** Watchdog Timer enable bit

**0:** Disable Watchdog Timer (stop running)

**1:** Enable Watchdog Timer

**Bits 6 ~ 5 (WDTPSR1 ~ WDTPSR0):** Watchdog timer prescaler select bits

| WDTPSR1: WDTPSR0 | Prescaler Value |
|------------------|-----------------|
| 00               | 1:4             |
| 01               | 1:16            |
| 10               | 1:64            |
| 11               | 1:128           |

### ■ Code Example

```
; === WDT setting 2.048sec
:
Timer1 (0.5sec wakeup)
:
BS    TR2WCON,WDTPSR1
BS    TR2WCON,WDTPSR0          ; Pre-scale 1: 128
BC    CPUCON,MS1   ; Change to sleep mode
WDTC
SLEP
WDT_Loop:
SJMP  WDT_Loop
; === Timer 1 interrupt 0.5 sec
TIMERINT:
PUSH
JBC   INTSTA,TMR1I,Q_Time
BC    INTSTA,TMR1I
WDTC
:
:
Q_Time:
POP
RETI
```

## 8.5 Input/Output Key

### ■ Key Matrix

8-pin key input (Port A.7 ~ 0) and 12 pins key strobe (Port B.7 ~ 0 and Port C.3 ~ 0) can achieve a maximum of 96-key matrix.




Figure 8-5 Key Function Block Diagram

### 8.5.1 Key Functions

| KE | R1EN | PA6PU~PA0PU | Total Pull-up Resistor | Port A.6 ~ 0 | Note       |
|----|------|-------------|------------------------|--------------|------------|
| 0  | x    | x           | Off                    | High-Z       | -          |
| 1  | 0    | 0           | Off                    | Floating     | Prohibited |
|    | 0    | 1           | R2                     | PA.0~.6      | -          |
|    | 1    | 0           | R1                     | PA.0~.6      | -          |
|    | 1    | 1           | R1 // R2 <sup>1</sup>  | PA.0~.6      | -          |

x: Don't care

<sup>1</sup>  $R1 // R2 = R1 \times R2 / (R1+R2)$

### 8.5.2 Key Strobe (PA.7 ~ 0 and PB.7 ~ 0 and PC.3 ~ 0)

The following are ways to output a strobe signal:

#### ■ Waiting Key Scan Mode

When in Waiting Key Scan mode, Bit 7 ~ 0 of PAINT or PAWAKE must be enabled, and PB.7 ~ 0 and PC.3 ~ 0 must be output Low.

In Key Scan mode, if any falling edge of the PA.0 ~ 7 pins is detected (when PAINTEN=1), wake-up will occur. Then the CPU runs and interrupt is triggered (if enabled).

#### ■ Software Key Scan Mode

Software key scan is used to determine "which key is pressed". Refer to the table below in determining which Port B bit must be output pins with low voltage.

| Key Input |      |               |                        |          |          | Key Output |      |        |      |      |      |      |      |      |      |  |
|-----------|------|---------------|------------------------|----------|----------|------------|------|--------|------|------|------|------|------|------|------|--|
| KE        | R1EN | PA7PU ~ PA0PU | Total Pull-up Resistor | PA.6 ~ 0 | PA.7     | PBCON      | DCRB | Port B |      |      |      |      |      |      |      |  |
|           |      |               |                        |          |          |            |      | Bit0   | Bit1 | Bit2 | Bit3 | Bit4 | Bit5 | Bit6 | Bit7 |  |
| 0         | x    | x             | Floating               | High-Z   | Floating | 0xFF       | 0xFF | 1      | 1    | 1    | 1    | 1    | 1    | 1    | 1    |  |
| 1         | 0    | 1             | R2                     | PA.0~6   | PA.7     | 0xFF       |      | 0xFE   | 0    | 1    | 1    | 1    | 1    | 1    | 1    |  |
|           |      |               |                        |          |          |            |      | 0xFD   | 1    | 0    | 1    | 1    | 1    | 1    | 1    |  |
|           |      |               |                        |          |          |            |      | 0xFB   | 1    | 1    | 0    | 1    | 1    | 1    | 1    |  |
|           |      |               |                        |          |          |            |      | 0xF7   | 1    | 1    | 1    | 0    | 1    | 1    | 1    |  |
|           |      |               |                        |          |          |            |      | 0xEF   | 1    | 1    | 1    | 1    | 0    | 1    | 1    |  |
|           |      |               |                        |          |          |            |      | 0xDF   | 1    | 1    | 1    | 1    | 1    | 0    | 1    |  |
|           |      |               |                        |          |          |            |      | 0xBF   | 1    | 1    | 1    | 1    | 1    | 1    | 0    |  |
|           |      |               |                        |          |          |            |      | 0x7F   | 1    | 1    | 1    | 1    | 1    | 1    | 0    |  |

x: Don't care

Software key scan is used to determine “which key is pressed”. Refer to the table below in determining which Port C bit must be output pins with low voltage.

| Key Input |      |               |                        | Key Output |          |       |      |        | Port C |       |       |  |
|-----------|------|---------------|------------------------|------------|----------|-------|------|--------|--------|-------|-------|--|
| KE        | R1EN | PA7PU ~ PA0PU | Total Pull-up Resistor | PA.6 ~ 0   | PA.7     | PCCON | DCRC | Port C |        |       |       |  |
|           |      |               |                        |            |          |       |      | Bit 0  | Bit 1  | Bit 2 | Bit 3 |  |
| 0         | x    | x             | Floating               | High-Z     | Floating | 0x0F  | 0x0F | 1      | 1      | 1     | 1     |  |
| 1         | 0    | 1             | R2                     | PA.0~6     | PA.7     | 0x0F  | 0x0E | 0      | 1      | 1     | 1     |  |
|           |      |               |                        |            |          |       | 0x0D | 1      | 0      | 1     | 1     |  |
|           |      |               |                        |            |          |       | 0x0B | 1      | 1      | 0     | 1     |  |
|           |      |               |                        |            |          |       | 0x07 | 1      | 1      | 1     | 0     |  |
|           |      |               |                        |            |          |       |      |        |        |       |       |  |

x: *Don't care*

### 8.5.3 Input/Output Key Registers

- DCRA (R33): Port A Direction Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|--------|-------|-------|-------|-------|
| PA7DC | PA6DC | PA5DC | PA4 DC | PA3DC | PA2DC | PA1DC | PA0DC |

**Bit 6 ~ Bit 0:** Direction control of PortA.0~6

**0:** Output pin

**1:** Input pin

- Port A (R31h): Port A Register

**Bit 6 ~ Bit 0:** Port A input is selected by PA6DC~PA0DC bits of the DCRA register (above). The input structure and 2-stage pull-up resistor are controlled together by PA6PU ~ PA0PU bits of PACON register and R1EN, KE bits of the STBCON register (see below).

**Bit 7:** Port A input is selected by PA7DC bit of the DCRA register (above). The pull-up resistor is controlled by PA7PU bit of the PACON register (see below).

- PACON (R32h): Port A Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7PU | PA6PU | PA5PU | PA4PU | PA3PU | PA2PU | PA1PU | PA0PU |

**Bits 6 ~ 0 (PA6PU ~ PA0PU):** Pull-up resistor (R2 large resistor) control bits

**0:** Disable PortA.0 ~ PortA.6 pull-up resistor

**1:** Enable PortA.0 ~ PortA.6 pull-up resistor

■ PAINTEN (R35h): Port A Interrupt Enable Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7IE | PA6IE | PA5IE | PA4IE | PA3IE | PA2IE | PA1IE | PA0IE |

Bits 7 ~ 0 (PA7IE ~ PA0IE): Interrupt control bit

0: Disable the Interrupt function

1: Enable the Interrupt function

**NOTE**

*This function is only available with Port A selected as input pin.*

■ PAINTSTA (R36h): Port A Interrupt Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PA7I  | PA6I  | PA5I  | PA4I  | PA3I  | PA2I  | PA1I  | PA0I  |

Bits 7 ~ 0 (PA7I ~ PA0I): INT status of Port A interrupt

Set to (1) when a pin falling edge is detected.

Clear to “0” by software.

■ Port B (R37h): Port B Register

Bit 7 ~ Bit 0: Port B is output that is selected by PB7DC ~ PB0DC bits of DCRB register (see DCRB below).

■ PBCON (R38h): Port B Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PB7PU | PB6PU | PB5PU | PB4PU | PB3PU | PB2PU | PB1PU | PB0PU |

Bit 7 ~ Bit 0 (PB7PU ~ PB0PU): Port B.0 ~ Port B.7 pull-up resistor control bits

0: Disable pull-up resistor

1: Enable pull-up resistor

■ DCRB(R39): Port B Direction Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PB7DC | PB6DC | PB5DC | PB4DC | PB3DC | PB2DC | PB1DC | PB0DC |

Bits 7 ~ 0: Direction control of Port B.0~7

0: Output pin

1: Input pin

■ **LCDCON (R2Eh): LCD Control Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| R1EN  | BLANK | LCDON | SFR2  | SFR1  | SFR0  | LCR1  | LCR0  |

**Bit 7 (R1EN):** R1 pull-up resistor (small resistor) control bit for Port A.6 ~ Port A.0.

**0:** Disable R1 pull-up resistor

**1:** Enable R1 pull-up resistor

■ **STBCON (R30h): Strobe Output Control Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| KE    | SCAN  | BitST | ALL   | STB3  | STB2  | STB1  | STB0  |

**Bit 7 (KE):** Port A input enable/disable control bit (control at Port A.6 ~ 0)

**0:** Disable Port A input function

**1:** Enable Port A input function

■ **Port B (R37h): Port B Register**

**Bit 7 ~ Bit 0:** Port B is output that is selected by PB7DC ~ PB0DC bits of DCRB register (see DCRB below). The pull-up resistor is controlled by PB7PU ~ PB0PU bits of the PBCON register (see below).

■ **PBCON (R38h): Port B Control Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PB7PU | PB6PU | PB5PU | PB4PU | PB3PU | PB2PU | PB1PU | PB0PU |

**Bit 7 ~ Bit 0 (PB7PU ~ PB0PU):** Port B.0 ~ Port B.7 pull-up resistor control bits

**0:** Disable pull-up resistor

**1:** Enable pull-up resistor

■ **DCRB (R39h): Port B Direction Control Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PB7DC | PB6DC | PB5DC | PB4DC | PB3DC | PB2DC | PB1DC | PB0DC |

**Bit 7 ~ Bit 0:** Direction control of Port B.0~7

**0:** Output pin

**1:** Input pin

■ **Port C (R3Ah): Port C Register**

**Bit 3 ~ Bit 0:** Port C output is selected by PC3DC ~ PC0DC bits of DCRC register (see DCRC below). The pull-up resistor is controlled by PC3PU ~ PC0PU bits of the PCCON register (see below).

■ **PCCON (R3Bh): Port C Control Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | PC3PU | PC2PU | PC1PU | PC0PU |

**Bit 3 ~ Bit 0 (PC7PU ~ PC0PU):** Port C.0 ~ Port C.3 pull-up resistor control bits

**0:** Disable pull-up resistor

**1:** Enable pull-up resistor

■ DCRC (R3Ch): Port C Direction Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| -     | -     | -     | -     | PC3DC | PC2DC | PC1DC | PC0DC |

Bit 3 ~ Bit 0: Direction control of Port C.0~3

0: Output pin

1: Input pin

■ Code Example

```
; Key matrix (Port A.0~6 and Port B.0~7):
; *** Key scan function
:
LCD display setting
:
MOV    A,#0xFF
MOV    PACON,A          ; R2EN enable
MOV    PAWAKE,A          ; Port A setting wakeup function
BS     STBCON,KE
CLR    PORTB
MOV    PBCON,A          ; R enable
MOV    DCRB,A
:
; === Idle mode waiting key scan routine
CLR    DCRB
BS     CPUCON,MS1        ; Idle mode
KeyIdle:
SLEP
NOP
MOV    A,PORTA           ; Port A input data
JE     A,#0xFF,KeyIdle
; === Key scan routine
Polling_key_scan:
MOV    A,#0XFE
MOV    DCRB,A
KeyPolling:
LCALL  DLY10US
MOV    A,PORTA
JLE    A,#0xFF, KeyScan
BS     STATUS,F_C
RRD    DCRB
JBS    STATUS,F_C,KeyPolling
:
KeyScan:
; --- Clear key number
CLR    Key_No
BC    STATUS,F_C
; --- Key Scan is finish
KeyScan_PA:
INC    Key_No
RRD    ACC
JBC    STATUS,F_C, KeyScanOk
SJMP   KeyScan_PA
KeyScanOk:
MOV    A,#0xFF
XOR    A,PORTB
ADD    Key_No,A          ; Key_No: XXXX XXXX
:
```

## 8.6 LCD Driver

The ePS6900 provides directly driven LCD. It supports multiplexed drive for 98SEGs × 32COMs which allows the use of pads as an LCD driver pin or as key input port. The available LCD RAM corresponds directly with LCD Pixel.

This embedded LCD driver generates waveforms to drive the display.




Figure 8-6 LCD Driver Function Block Diagram

The following is the LCD pin configuration:




Figure 8-7 LCD Pin Configuration

### 8.6.1 LCD Driver Registers

#### ■ LCDCON (R2Eh): LCD Control Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| R1EN  | BLANK | LCDON | SFR2  | SFR1  | SFR0  | LCR1  | LCR0  |

**Bit 6 (BLANK):** LCD Blanking control bit

**0:** Disable

**1:** Enable (All SEG pins output “0” signal)

**Bit 5 (LCDON):** LCD display control bit

**0:** LCD display off

**1:** LCD display on

**NOTE**

*All COM and SEG pins are tied to ground when the LCD display is off.*

**Bit 4 ~ Bit 2 (SFR2 ~ SFR0):** Frame Frequency Adjustment

CL Frequency vs. Duty Ratio Table:

| CL Frequency |      |      |           |           |           |           |           |
|--------------|------|------|-----------|-----------|-----------|-----------|-----------|
| SFR2         | SFR1 | SFR0 | 1/16 duty | 1/20 duty | 1/24 duty | 1/28 duty | 1/32 duty |
| 0            | 0    | 0    | Fosc / 26 | Fosc / 21 | Fosc / 17 | Fosc / 15 | Fosc / 13 |
| 0            | 0    | 1    | Fosc / 28 | Fosc / 22 | Fosc / 19 | Fosc / 16 | Fosc / 14 |
| 0            | 1    | 0    | Fosc / 30 | Fosc / 24 | Fosc / 20 | Fosc / 17 | Fosc / 15 |
| 0            | 1    | 1    | Fosc / 32 | Fosc / 26 | Fosc / 21 | Fosc / 18 | Fosc / 16 |
| 1            | 0    | 0    | Fosc / 34 | Fosc / 27 | Fosc / 23 | Fosc / 19 | Fosc / 17 |
| 1            | 0    | 1    | Fosc / 36 | Fosc / 29 | Fosc / 24 | Fosc / 21 | Fosc / 18 |
| 1            | 1    | 0    | Fosc / 38 | Fosc / 30 | Fosc / 25 | Fosc / 22 | Fosc / 19 |
| 1            | 1    | 1    | Fosc / 40 | Fosc / 32 | Fosc / 27 | Fosc / 23 | Fosc / 20 |

**Bit 1, Bit 0 (LCR1, LCR0):** LCD Bias Voltage Charge-pump Rate select bits

| LCR1:LCR0 | Charge-Pump Rate (Hz)                      |
|-----------|--|
| 00        | OFF (LBVON=0, LCD contrast adjustment off) |
| 01        | 8K   |
| 10        | 16K  |
| 11        | 32K  |

■ **LCDARL (R22h): LCD RAM Column Address Register** (see LCD RAM Map)

| Bit 7   | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LCDARL7 | LCDARL6 | LCDARL5 | LCDARL4 | LCDARL3 | LCDARL2 | LCDARL1 | LCDARL0 |

■ **LCDARH (R23h): LCD Control Register**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1   | Bit 0   |
|-------|-------|-------|-------|-------|-------|---------|---------|
| ADJ3  | ADJ2  | ADJ1  | ADJ0  | -     | -     | LCDARH1 | LCDARH0 |

**Bit 7 ~ Bit 4 (ADJ0 ~ ADJ3): LCD contrast adjustment**

| ADJ3 | ADJ2 | ADJ1 | ADJ0 | $\alpha$ | Contrast |
|------|------|------|------|----------|----------|
| 0    | 0    | 0    | 0    | 0        | Low      |
| 0    | 0    | 0    | 1    | 1        |          |
| :    | :    | :    | :    |          |          |
| :    | :    | :    | :    |          |          |
| 1    | 1    | 1    | 0    | 14       |          |
| 1    | 1    | 1    | 1    | 15       | High     |

$$VEV = \left(1 - \frac{(15 - \alpha)}{81}\right) \times V1 \quad (V1 = 1.4V \text{ at } 25^\circ\text{C})$$

where:

$$\alpha = 15, Vev = 1.4V; \quad \alpha = 8, Vev = 0.9136 \times 1.4V = 1.279V$$

**Bit 1, Bit 0 (LCDARH1, LCDARH0): Page Address for LCD RAM**

■ **LCDDATA (R0Eh): LCDDATA register is an indirect address pointer of LCD RAM.**

Any instruction that uses LCDDATA as register, actually accesses LCD RAM via the address pointed by LCDARL (see figure below).




Figure 8-8 LCDDATA Register Accessed through the LCD RAM

■ **POST\_ID (R21h): Post Increase / Decrease Control Register**

| Bit 7   | Bit 6  | Bit 5   | Bit 4   | Bit 3  | Bit 2 | Bit 1  | Bit 0  |
|---------|--------|---------|---------|--------|-------|--------|--------|
| FSR2_ID | LCD_ID | FSR1_ID | FSR0_ID | FSR2PE | LCDPE | FSR1PE | FSR0PE |

After accessing (read or write) the LCD RAM, the LCDARL register can be automatically increased or decreased by setting the POST\_ID register.

**Bit 6 (LCD\_ID):** Set to “1” to auto-increase the LCDARL register.

Reset to “0” to auto-decrease the LCDARL register.

**Bit 2 (LCDPE):** Enable LCDARL post increase/decrease function

■ **Code Example**

```
; === LCD Setting
L_Initial:
; --- LCD Off, Normal Display Mode, Charge-Pump rate=8K
    MOV A,#00000001B
    MOV LCDCON,A
    MOV A,#11110000B
    MOV LCDARH,A
    CLR LCDBLK
    SCALL DspRAMdot
; --- LCD turn-on
    BS LCDCON,LCDON
    LCALL Delay1sec
    :
DspLoop:
; --- LCD Blanking
    BS LCDCON,BLANK
    LCALL Delay1sec
; --- Normal display
    BC LCDCON,BLANK
    LCALL Delay1sec
    :
    SJMP DspLoop
; *** Display LCD RAM is data 55 & AA
DspRAMdot:
; --- LCD increase enable.
    BS POST_ID,LCDPE
    BS POST_ID,LCD_ID
    CLR LCDARL
    LCALL DspRAMd1
    BS LCDARH,LCDARH0
    LCALL DspRAMd1
    BS LCDARH,LCDARH1
    LCALL DspRAMd1
    BC LCDARH,LCDARH0
DspRAMd1:
    MOV A,#0x30
    MOV LCD_Times,A
; === Write LCD RAM is dot matrix
WrLRAMd:
    MOV A,#0XAA
    MOV LCDDATA,A
    MOV A,#0X55
    MOV LCDDATA,A
    JDNZ LCD_Times,WrLRAMd
    CLR LCDARL
    RET
```

### 8.6.2 LCD RAM Map

| LCD RAM               |             | LCDARH[1:0]   |               |               |               |
|-----------------------|-------------|---------------|---------------|---------------|---------------|
| RAM Address<br>LCDARL | LCDARH[1:0] | 11 (Page 3)   | 10 (Page 2)   | 01 (Page 1)   | 00 (Page 0)   |
|                       |             | COM31-COM24   | COM23-COM16   | COM15-COM8    | COM7-COM0     |
|                       |             | Bit 7 - Bit 0 |
| SEG0                  | 00H         |               |               |               |               |
| :                     | :           |               |               |               |               |
| SEG97                 | 61H         |               |               |               |               |

### 8.6.3 LCD Driving Method Circuit




Figure 8-9 LCD Driving Method Circuit

### 8.6.4 LCD COM Waveforms

#### 8.6.4.1 1/32 Duty and 1/4 Bias

a. For 1/4 bias




Figure 8-10 LCD COM Waveform for 1/32 Duty and 1/4 Bias

#### 8.6.4.2 1/32 Duty and 1/5 Bias




Figure 8-11 LCD COM Waveform for 1/32 Duty and 1/5 Bias

#### 8.6.5 LCD COM and SEG Waveforms




Figure 8-12 LCD COM and SEG Waveform Matrix

### 8.6.5.1 1/32 Duty and 1/4 Bias




Figure 8-13 LCD COM and SEG Waveform for 1/32 Duty and 1/4 Bias

### 8.6.5.2 1/32 Duty and 1/5 Bias




Figure 8-14 LCD COM and SEG Waveform for 1/32 Duty and 1/5 Bias

## 9 Electrical Characteristics

### 9.1 VDD = 1.5V Electrical Characteristics

#### ■ Absolute Maximum Ratings

| Items                              | Sym. | Condition | Limits           | Unit |
|------------------------------------|------|-----------|------------------|------|
| Supply voltage                     | VDD  | —         | -0.3 to +2.2     | V    |
| Supply voltage for ICE             | VCC  | —         | -0.3 to +3.6     | V    |
| Input voltage (general input port) | VIN  | —         | -0.5 to VDD +0.5 | V    |
| Input voltage for ICE              | VIN1 | —         | -0.5 to VCC +0.5 | V    |
| Operating temperature range        | TOPR | —         | -10 to +70       | °C   |
| Storage temperature range          | TSTR | —         | -55 to +125      | °C   |

#### ■ Recommended Operating Conditions

| Items                  | Sym. | Condition | Limits           | Unit |
|------------------------|------|-----------|------------------|------|
| Supply voltage         | VDD  | —         | 1.2 to 1.8       | V    |
| Supply voltage for ICE | VCC  | —         | 2.2 to 3.6       | V    |
| Input voltage          | VIH  | —         | VDD x 0.9 to VDD | V    |
|                        | VIL  | —         | 0 to VDD x 0.1   | V    |
| Input voltage for ICE  | VIH  | —         | VDD x 0.9 to VDD | V    |
|                        | VIL  | —         | 0 to VDD x 0.1   | V    |
| Operating temperature  | TOPR | —         | -10 to +70       | °C   |

#### ■ DC Electrical Characteristics (Condition: Ta=25°C, VDD = 1.5V)

| Parameter      | Sym.              | Condition            | Min.   | Typ.  | Max.   | Unit  |
|----------------|-------------------|----------------------|--|-------|--------|-------|
| CLOCK          | F <sub>HOSC</sub> | Main-clock frequency | RC OSC., R=1.5 MΩ  | 140   | 200    | 260   |
|                |                   |                      | RC OSC., R=1 MΩ  | 210   | 300    | 390   |
|                |                   |                      | RC OSC., R=560 KΩ  | 350   | 500    | 650   |
|                |                   |                      | RC OSC., R=270 KΩ  | 700   | 1000   | 1300  |
| Supply Current | Fosc              | Sub-clock frequency  | RC OSC., R=2.2 MΩ  | 26.24 | 32.8   | 39.36 |
|                |                   |                      | Internal RC OSC.   | 26.24 | 32.8   | 39.36 |
|                |                   |                      | Crystal OSC.   | —     | 32.768 | —     |
|                | Idd1              | Sleep mode           | VDD=1.5V, no load  | —     | —      | 1     |
|                | Idd2              | Idle mode            | VDD=1.5V, RC/Crystal OSC, LCD disabled                     | —     | 8      | 15    |
|                | Idd3              |                      | VDD=1.5V, RC/Crystal OSC, LCD enabled, no load             | —     | 10     | 16    |
|                | Idd4              | Slow mode            | VDD=1.5V, RC/X'tal OSC, LCD disabled, no load              | —     | 10     | 16    |
|                | Idd5              |                      | VDD=1.5V, RC/X'tal OSC, LCD enabled, no load               | —     | 13     | 20    |
|                | Idd6              | Fast mode            | VDD=1.5V, F <sub>HOSC</sub> = 200kHz, LCD enabled, no load | —     | 30     | 40    |
|                | Idd7              |                      | VDD=1.5V, F <sub>HOSC</sub> = 300kHz, LCD enabled, no load | —     | 40     | 55    |
|                | Idd8              |                      | VDD=1.5V, F <sub>HOSC</sub> = 500kHz, LCD enabled, no load | —     | 60     | 85    |
|                | Idd9              |                      | VDD=1.5V, F <sub>HOSC</sub> = 1 MHz, LCD enabled, no load  | —     | 95     | 120   |



(Continuation)

| Parameter                         | Sym. | Condition   |  | Min.    | Typ. | Max.     | Unit |
|-----------------------------------|------|---|--|---------|------|----------|------|
| Input Voltage                     | VIH1 | PA[0:7] ,PB[0:7], PC[0:3] (as general input port)                 |  | VDDx0.7 | -    | VDD      | V    |
|                                   | VIL1 |   |  | 0       | -    | VDDx0.3  |      |
| Input Threshold Voltage (Schmitt) | VT+  | RSTB  |  | 0.5xVDD | -    | 0.75xVDD | V    |
|                                   | VT-  |   |  | 0.2xVDD | -    | 0.4xVDD  |      |
| Large Pull-up Resistance          | RPU5 | RSTB  | Vin=GND  | 200     | 450  | 900      | KΩ   |
| Small Pull-up Resistance          | RPU6 | RSTB  | Vin=1V   | 10      | 30   | 60       | KΩ   |
| Large Pull-down Resistance        | RPD1 | TEST  | Vin=VDD  | 250     | 500  | 900      | KΩ   |
| Small Pull-down Resistance        | RPD2 | TEST  | Vin=0.5V   | 3       | 6    | 12       | KΩ   |
| Output Current                    | IOH1 | PA[0:7], PB[0:7], PC[0:3]<br>(as general output port)             | VDD=1.5V, VOH=1.2V                                 | -0.6    | -0.9 | -1.5     | mA   |
|                                   | IOL1 |   | VDD=1.5V, VOL=0.2V                                 | 0.6     | 0.9  | 1.5      |      |
| Input leakage current             | IIL  | All Input port (without pull-up/down resistor)<br>Vin= VDD or GND |  | -       | -    | ±1       | μA   |
| Large Pull-up Resistance          | RPU1 | PA[0:7]   | Key high resistance, pulled-up by R2, Vin2=0.5V    | 150     | 280  | 600      | KΩ   |
|                                   | RPU3 | PB[0:7], PC[0:3]  | Vin=0.5V   | 60      | 180  | 400      |      |
| Small Pull-up Resistance          | RPU2 | PA[0:6]   | Key high resistance, pulled-up by R2//R1, Vin2=0 V | 50      | 90   | 180      | KΩ   |
|                                   | RPU5 | PA[7]   | Vin=1V   | 15      | 30   | 60       |      |
| Data Retention Voltage            | Vret | -   |  | -       | 1.2  | -        | V    |
| Power-on reset voltage            | Vpor | -   |  | 0.9     | 1.0  | 1.1      | V    |
| <b>LCD Driver</b>                 |      |   |  |         |      |          |      |
| Regulator Voltage                 | V1x  | ADJ=8   |  | V1-2%   | V1   | V1+2%    | V    |
| Vop Voltage                       | Vop  | -   |  | -       | 6    | 6.5      |      |
| Strobe Output ON-resistance       | ROP  | Seg[0:15] (as key strobe)   | V=VDD-0.2V   | 80      | 200  | 1200     | KΩ   |
|                                   | RON  |   | V=0.2V   | 0.7     | 1.3  | 2        |      |

## 9.2 VDD = 3.0V Electrical Characteristics

### ■ Absolute Maximum Ratings

| Items                              | Sym. | Condition | Limits           | Unit |
|------------------------------------|------|-----------|------------------|------|
| Supply voltage                     | VDD  | –         | –0.3 to +3.6     | V    |
| Supply voltage for ICE             | VCC  | –         | –0.3 to +3.6     | V    |
| Input voltage (general input port) | VIN  | –         | –0.5 to VDD +0.5 | V    |
| Input voltage for ICE              | VIN1 | –         | –0.5 to VCC +0.5 | V    |
| Operating temperature range        | TOPR | –         | –10 to +70       | °C   |
| Storage temperature range          | TSTR | –         | –55 to +125      | °C   |

### ■ Recommended Operating Conditions

| Items                  | Sym. | Condition | Limits           | Unit |
|------------------------|------|-----------|------------------|------|
| Supply voltage         | VDD  | –         | 2.4 to 3.6       | V    |
| Supply voltage for ICE | VCC  | –         | 2.2 to 3.6       | V    |
| Input voltage          | VIH  | –         | VDD x 0.9 to VDD | V    |
|                        | VIL  | –         | 0 to VDD × 0.1   | V    |
| Input voltage for ICE  | VIH  | –         | VDD x 0.9 to VDD | V    |
|                        | VIL  | –         | 0 to VDD × 0.1   | V    |
| Operating temperature  | TOPR | –         | –10 to +70       | °C   |

### ■ DC Electrical Characteristics (Condition: Ta = 25°C, VDD = 3.0V)

| Parameter      | Sym.              | Condition            |   | Min.  | Typ.   | Max.  | Unit |
|----------------|-------------------|----------------------|---|-------|--------|-------|------|
| Clock          | F <sub>HOSC</sub> | Main-clock Frequency | RC OSC, R=1.5 MΩ  | 140   | 200    | 260   | kHz  |
|                |                   |                      | RC OSC, R=1 MΩ  | 210   | 300    | 390   |      |
|                |                   |                      | RC OSC, R=560 KΩ  | 350   | 500    | 650   |      |
|                |                   |                      | RC OSC, R=270 KΩ  | 700   | 1000   | 1300  |      |
| Supply Current | F <sub>osc</sub>  | Sub-clock Frequency  | RC OSC, R=2.2 MΩ  | 26.24 | 32.8   | 39.36 | kHz  |
|                |                   |                      | Internal RC OSC   | 26.24 | 32.8   | 39.36 |      |
|                |                   |                      | Crystal OSC   | –     | 32.768 | –     |      |
|                | Idd1              | Sleep mode           | VDD=3.0V, no load   | –     | –      | 3     | μA   |
| Supply Current | Idd2              | Idle mode            | VDD=3.0V, RC/Crystal OSC, LCD disabled                    | –     | 14     | 20    |      |
|                | Idd3              |                      | VDD=3.0V, RC/Crystal OSC, LCD enabled, no load            | –     | 16     | 24    |      |
|                | Idd4              | Slow mode            | VDD=3.0V, RC/Crystal OSC, LCD disabled                    | –     | 16     | 25    |      |
|                | Idd5              |                      | VDD=3.0V, RC/Crystal OSC, LCD enabled, no load            | –     | 18     | 30    |      |
| Supply Current | Idd6              | Fast mode            | VDD=3.0V, F <sub>HOSC</sub> =200kHz, LCD enabled, no load | –     | 55     | 75    | μA   |
|                | Idd7              |                      | VDD=3.0V, F <sub>HOSC</sub> =300kHz, LCD enabled, no load | –     | 75     | 100   |      |
|                | Idd8              |                      | VDD=3.0V, F <sub>HOSC</sub> =500kHz, LCD enabled, no load | –     | 125    | 150   |      |
|                |                   |                      | VDD=3.0V, F <sub>HOSC</sub> =1 MHz, LCD enabled, no load  | –     | 200    | 280   |      |



(Continuation)

| Parameter                            | Sym.  | Condition   |  | Min.    | Typ. | Max.     | Unit |
|--------------------------------------|-------|---|--|---------|------|----------|------|
| Input Voltage                        | VIH1  | PA[0:7] , PB[0:7], PC [0:7] (as general input port)               |  | VDD×0.7 | —    | VDD      | V    |
|                                      | VIL1  |   |  | 0       | —    | VDD×0.3  |      |
| Input Voltage                        | VIH1  | PA[0:7] , PB[0:7], PC[0:3] (as general input port)                |  | VDD×0.7 | —    | VDD      | V    |
|                                      | VIL1  |   |  | 0       | —    | VDD×0.3  |      |
| Input Threshold<br>Voltage (Schmitt) | VT+   | RSTB  |  | 0.5×VDD | —    | 0.75×VDD | V    |
|                                      | VT-   |   |  | 0.2×VDD | —    | 0.4×VDD  |      |
| Large Pull-up<br>Resistance          | RPU5  | RSTB  | Vin=GND  | 60      | 100  | 150      | KΩ   |
| Small Pull-up<br>Resistance          | RPU6  | RSTB  | Vin=1V   | 5       | 9    | 13       | KΩ   |
| Large Pull-down<br>Resistance        | RPD1  | TEST  | Vin=VDD  | 110     | 160  | 220      | KΩ   |
| Small Pull-down<br>Resistance        | RPD2  | TEST  | Vin=0.5V   | 2       | 2.7  | 3.6      | KΩ   |
| Output Current                       | IOH1  | PA[0:7], PB[0:7], PC[0:3]<br>(as general output port)             | VDD=3.0V, VOH=2.7V   | -1.6    | -2.2 | -2.8     | mA   |
|                                      | IOL1  |   | VDD=3.0V, VOL=0.2V   | 1.6     | 2.1  | 2.8      |      |
| Input leakage<br>current             | IIL   | All Input port (without pull-up/down resistor)<br>Vin= VDD or GND |  | —       | —    | ±1       | μA   |
| Large Pull-up<br>Resistance          | RPU1  | PA[0:7]   | Key high resistance, pulled-up<br>by R2, LCD enabled, Vin2=0.5V  | 80      | 105  | 140      | KΩ   |
|                                      | RPUS3 | PB[0:7], PC[0:7],<br>PD[0:7], PE[0:7]                             | Vin=0.5V   | 55      | 68   | 92       |      |
| Small Pull-up<br>Resistance          | RPU2  | PA[0:6]   | Key high resistance, pulled up by<br>R2//R1, LCD enable, Vin2=0V | 20      | 26   | 40       | KΩ   |
|                                      | RPUS4 | PA[7]   | Vin=2V   | 8       | 12   | 18       |      |
| Data Retention<br>Voltage            | Vret  | —   |  | 2.1     | —    | —        | V    |
| Power-on reset<br>voltage            | Vpor  | —   |  | 0.9     | 1.0  | 1.1      | V    |
| LCD Driver                           |       |   |  |         |      |          |      |
| The Regulator<br>Voltage             | V1    | ADJ=8   |  | V1-3%   | V1   | V1+3%    | V    |
| V5 Voltage                           | V5    | —   |  | —       | 6    | 6.5      | V    |
| Strobe Output<br>On-resistance       | ROP   | Seg[0:15] (as key strobe)   | V=VDD-0.2V   | 16      | 24   | 32       | KΩ   |
|                                      | RON   |   | V=0.2V   | 0.45    | 0.6  | 0.8      |      |

## 10 Pin Type Circuit Diagrams

### ■ Reset Pin Type




Figure 10-1 Reset Pin Type Circuit Diagram

### ■ TEST Pin Type




Figure 10-2 Test Pin Type Circuit Diagram

### ■ Oscillator Pin Type




Figure 10-3 Oscillator Pin Type Circuit Diagram

■ I/O Pin Type (PA.0~6)




Figure 10-4 I/O Pin Type Circuit Diagram

■ I/O Pin Type (PA.7)




Figure 10-5 I/O Pin Type Circuit Diagram

■ General SEG and COM Pin Type




Figure 10-6 General SEG and COM Share Pin Type Circuit Diagram

## 11 Application Circuits




Figure 11-1 Application Circuit Diagram for 1/4 bias




Figure 11-2 Application Circuit Diagram for 1/5 bias

## 12 Instruction Set

**Legend:** **k:** constant   **r:** File Register   **addr:** address   **b:** bit  
**i:** Table pointer control   **p:** special file register (0h~1Fh)

| Type                 | Binary Instruction                              | Mnemonic                                    | Operation  | Status Affected | Cycles |
|----------------------|---|---|--|-----------------|--------|
| System Control       | 0000 0000 0000 0000                             | NOP   | No operation   | None            | 1      |
|                      | 0000 0000 0000 0001                             | WDTC  | WDT $\leftarrow$ 0; /TO $\leftarrow$ 1; /PD $\leftarrow$ 1   | None            | 1      |
|                      | 0000 0000 0000 0010                             | SLEP  | Enter Idle Mode if MS1=1<br>Enter Sleep Mode if MS1=0  | None            | 1      |
|                      | 0010 0111 rrrr rrrr                             | RPT r<br>(“r” is the content of register r) | Single repeat (r) times on next instruction  | None            | 1      |
|                      | 0100 0011 kkkk kkkk                             | BANK #k                                     | BSR $\leftarrow$ k   | None            | 1      |
| Subroutine           | 0011 aaaa aaaa aaaa                             | S0CALL addr                                 | [Top of Stack] $\leftarrow$ PC+1<br>PC[11:0] $\leftarrow$ addr<br>PC[12:16] $\leftarrow$ 0000 (*5) | None            | 1      |
|                      | 111a aaaa aaaa aaaa                             | SCALL addr                                  | [Top of Stack] $\leftarrow$ PC+1;<br>PC[12:0] $\leftarrow$ addr;<br>PC[13:16] unchanged            | None            | 1      |
|                      | 0000 0000 0011 000a<br>aa aaaa aaaa aaaa        | LCALL addr<br>(2 words)                     | [Top of Stack] $\leftarrow$ PC+1;<br>PC $\leftarrow$ addr  | None            | 2      |
|                      | 0010 1011 1111 1110                             | RET   | PC $\leftarrow$ (Top of Stack)   | None            | 1      |
|                      | 0010 1011 1111 1111                             | RETI  | PC $\leftarrow$ (Top of Stack);<br>Enable Interrupt  | None            | 1      |
| Compare              | 0010 0101 rrrr rrrr                             | TEST r                                      | Z $\leftarrow$ 0 if r>0; Z $\leftarrow$ 1 if r=0   | Z               | 1      |
| Jump                 | 110a aaaa aaaa aaaa                             | SJMP addr                                   | PC $\leftarrow$ addr<br>PC[13..15] unchange  | None            | 1      |
|                      | 0000 0000 0010 000a<br>aaaa aaaa aaaa aaaa      | LJMP addr<br>(2 words)                      | PC $\leftarrow$ addr   | None            | 2      |
| Compare and Jump     | 0101 0000 rrrr rrrr<br>aaaa aaaa aaaa aaaa      | JDNZ A,r,addr                               | A $\leftarrow$ r-1, jump to addr if not zero<br>PC[15:0] $\leftarrow$ addr (*3)                    | None            | 2      |
|                      | 0101 0001 rrrr rrrr aaaa<br>aaaa aaaa aaaa aaaa | JDNZ r,addr                                 | r $\leftarrow$ r-1, jump to addr if not zero<br>PC[15:0] $\leftarrow$ addr (*3)                    | None            | 2      |
|                      | 0100 0111 kkkk kkkk<br>aaaa aaaa aaaa aaaa      | JGE A,#k,addr                               | Jump to addr if A $\geq$ k<br>PC[15:0] $\leftarrow$ addr (*3)                                      | None            | 2      |
|                      | 0100 1000 kkkk kkkk<br>aaaa aaaa aaaa aaaa      | JLE A,#k,addr                               | Jump to addr if A $\leq$ k<br>PC[15:0] $\leftarrow$ addr (*3)                                      | None            | 2      |
|                      | 0100 1001 kkkk kkkk<br>aaaa aaaa aaaa aaaa      | JE A,#k,addr                                | Jump to addr if A=k<br>PC[15:0] $\leftarrow$ addr (*3)   | None            | 2      |
|                      | 0101 0101 rrrr rrrr<br>aaaa aaaa aaaa aaaa      | JGE A,r,addr                                | Jump to addr if A $\geq$ r<br>PC[15:0] $\leftarrow$ addr (*3)                                      | None            | 2      |
|                      | 0101 0110 rrrr rrrr aaaa<br>aaaa aaaa aaaa aaaa | JLE A,r,addr                                | Jump to addr if A $\leq$ r<br>PC[15:0] $\leftarrow$ addr (*3)                                      | None            | 2      |
|                      | 0101 0111 rrrr rrrr aaaa<br>aaaa aaaa aaaa aaaa | JE A,r,addr                                 | Jump to addr if A=r<br>PC[15:0] $\leftarrow$ addr (*3)   | None            | 2      |
| Bit Compare and Jump | 0101 1bbb rrrr rrrr<br>aaaa aaaa aaaa aaaa      | JBC r,b,addr                                | If r(b)=0, jump to addr<br>PC[15:0] $\leftarrow$ addr (*3)   | None            | 2      |
|                      | 0110 0bbb rrrr rrrr<br>aaaa aaaa aaaa aaaa      | JBS r,b,addr                                | If r(b)=1, jump to addr<br>PC[15:0] $\leftarrow$ addr (*3)   | None            | 2      |

(Continuation)

| Type                 | Binary Instruction  | Mnemonic  | Operation                             | Status Affected   | Cycle |
|----------------------|---------------------|-----------|---------------------------------------|-------------------|-------|
| Data Transfer        | 0010 0000 rrrr rrrr | MOV A,r   | A $\leftarrow$ r                      | Z                 | 1     |
|                      | 0010 0001 rrrr rrrr | MOV r,A   | r $\leftarrow$ A                      | None              | 1     |
|                      | 100p pppp rrrr rrrr | MOVRP p,r | Register p $\leftarrow$ Register r    | None              | 1     |
|                      | 101p pppp rrrr rrrr | MOVPR r,p | Register r $\leftarrow$ Register p    | None              | 1     |
|                      | 0100 1110 kkkk kkkk | MOV A,#k  | A $\leftarrow$ k                      | None              | 1     |
|                      | 0010 0100 rrrr rrrr | CLR r     | r $\leftarrow$ 0                      | Z                 | 1     |
| Rom Look-up Table    | 0100 0000 kkkk kkkk | TBPTL #k  | TABPTRL $\leftarrow$ k                | None              | 1     |
|                      | 0100 0001 kkkk kkkk | TBPTM #k  | TABPTRM $\leftarrow$ k                | None              | 1     |
|                      | 0100 0010 kkkk kkkk | TBPTH #k  | TABPTRH $\leftarrow$ k                | None              | 1     |
|                      | 0010 11ii rrrr rrrr | TBRD i,r  | r $\leftarrow$ ROM[(TABPTR)] (*1)(*2) | None              | 2     |
|                      | 0010 1111 rrrr rrrr | TBRD A,r  | r $\leftarrow$ ROM[(TABPTR+ACC)] (*2) | None              | 2     |
| Logic Operation      | 0000 0010 rrrr rrrr | OR A,r    | A $\leftarrow$ A.or. r                | Z                 | 1     |
|                      | 0000 0011 rrrr rrrr | OR r,A    | r $\leftarrow$ r.or. A                | Z                 | 1     |
|                      | 0100 0100 kkkk kkkk | OR A,#k   | A $\leftarrow$ A.or. k                | Z                 | 1     |
|                      | 0000 0100 rrrr rrrr | AND A,r   | A $\leftarrow$ A.and. r               | Z                 | 1     |
|                      | 0000 0101 rrrr rrrr | AND r,A   | r $\leftarrow$ r.and. A               | Z                 | 1     |
|                      | 0100 0101 kkkk kkkk | AND A,#k  | A $\leftarrow$ A.and. k               | Z                 | 1     |
|                      | 0000 0110 rrrr rrrr | XOR A,r   | A $\leftarrow$ A.xor. r               | Z                 | 1     |
|                      | 0000 0111 rrrr rrrr | XOR r,A   | r $\leftarrow$ r.xor. A               | Z                 | 1     |
|                      | 0100 0110 kkkk kkkk | XOR A,#k  | A $\leftarrow$ A.xor. k               | Z                 | 1     |
|                      | 0000 1000 rrrr rrrr | COMA r    | A $\leftarrow$ /r                     | Z                 | 1     |
|                      | 0000 1001 rrrr rrrr | COM r     | r $\leftarrow$ /r                     | Z                 | 1     |
|                      | 0001 1100 rrrr rrrr | INCA r    | A $\leftarrow$ r+1                    | C,Z               | 1     |
| Arithmetic Operation | 0001 1101 rrrr rrrr | INC r     | r $\leftarrow$ r+1                    | C,Z               | 1     |
|                      | 0001 0000 rrrr rrrr | ADD A,r   | A $\leftarrow$ A+r                    | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 0001 rrrr rrrr | ADD r,A   | r $\leftarrow$ r+A (*4)               | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0100 1010 kkkk kkkk | ADD A,#k  | A $\leftarrow$ A+k                    | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 0010 rrrr rrrr | ADC A,r   | A $\leftarrow$ A+r+C                  | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 0011 rrrr rrrr | ADC r,A   | r $\leftarrow$ r+A+C                  | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0100 1011 kkkk kkkk | ADC A,#k  | A $\leftarrow$ A+k+C                  | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 1110 rrrr rrrr | DECA r    | A $\leftarrow$ r-1                    | C, Z              | 1     |
|                      | 0001 1111 rrrr rrrr | DEC r     | r $\leftarrow$ r-1                    | C, Z              | 1     |
|                      | 0001 0110 rrrr rrrr | SUB A,r   | A $\leftarrow$ r-A (*6)               | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 0111 rrrr rrrr | SUB r,A   | r $\leftarrow$ r-A (*6)               | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0100 1100 kkkk kkkk | SUB A,#k  | A $\leftarrow$ k-A (*6)               | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 1000 rrrr rrrr | SUBB A,r  | A $\leftarrow$ r-A-/C (*6)            | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 1001 rrrr rrrr | SUBB r,A  | r $\leftarrow$ r-A-/C (*6)            | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0100 1101 kkkk kkkk | SUBB A,#k | A $\leftarrow$ k-A-/C (*6)            | C,DC,Z,OV,SGE,SLE | 1     |
|                      | 0001 0100 rrrr rrrr | ADDDC A,r | A $\leftarrow$ (Decimal ADD) A+r+C    | C, DC, Z          | 1     |
|                      | 0001 0101 rrrr rrrr | ADDDC r,A | r $\leftarrow$ (Decimal ADD) r+A+C    | C, DC, Z          | 1     |
|                      | 0001 1010 rrrr rrrr | SUBDB A,r | A $\leftarrow$ (Decimal SUB) r-A-/C   | C, DC, Z          | 1     |
|                      | 0001 1011 rrrr rrrr | SUBDB r,A | r $\leftarrow$ (Decimal SUB) r-A-/C   | C, DC, Z          | 1     |

(Continuation)

| Type             | Binary Instruction  | Mnemonic | Operation  | Status Affected | Cycle |
|------------------|---------------------|----------|--|-----------------|-------|
| Rotate           | 0000 1010 rrrr rrrr | RRCA r   | A(n-1) $\leftarrow$ r(n); C $\leftarrow$ r(0); A(7) $\leftarrow$ C                 | C               | 1     |
|                  | 0000 1011 rrrr rrrr | RRC r    | r(n-1) $\leftarrow$ r(n); C $\leftarrow$ r(0); r(7) $\leftarrow$ C                 | C               | 1     |
|                  | 0000 1100 rrrr rrrr | RLCA r   | A(n+1) $\leftarrow$ r(n); C $\leftarrow$ r(7); A(0) $\leftarrow$ C                 | C               | 1     |
|                  | 0000 1101 rrrr rrrr | RLC r    | r(n+1) $\leftarrow$ r(n); C $\leftarrow$ r(7); r(0) $\leftarrow$ C                 | C               | 1     |
| Shift            | 0010 0010 rrrr rrrr | SHRA r   | A(n-1) $\leftarrow$ r(n); A(7) $\leftarrow$ C                                      | None            | 1     |
|                  | 0010 0011 rrrr rrrr | SHLA r   | A(n+1) $\leftarrow$ r(n); A(0) $\leftarrow$ C                                      | None            | 1     |
| Exchange         | 0101 0100 rrrr rrrr | EX r     | r(7-0) $\leftrightarrow$ A(7-0)  | None            | 1     |
| Bit Manipulation | 0110 1bbb rrrr rrrr | BC r,b   | r(b) $\leftarrow$ 0  | None            | 1     |
|                  | 0111 0bbb rrrr rrrr | BS r,b   | r(b) $\leftarrow$ 1  | None            | 1     |
|                  | 0111 1bbb rrrr rrrr | BTG r,b  | r(b) $\leftarrow$ /r(b)  | None            | 1     |
| Nibble Operation | 0101 0010 rrrr rrrr | EXL r    | r(3-0) $\leftrightarrow$ A(3-0)  | None            | 1     |
|                  | 0101 0011 rrrr rrrr | EXH r    | r(7-4) $\leftrightarrow$ A(3-0)  | None            | 1     |
|                  | 0010 0110 rrrr rrrr | MOVL r,A | r(3-0) $\leftarrow$ A(3-0)   | None            | 1     |
|                  | 0010 1000 rrrr rrrr | MOVH r,A | r(7-4) $\leftarrow$ A(3-0)   | None            | 1     |
|                  | 0010 1001 rrrr rrrr | MOVL A,r | A(3-0) $\leftarrow$ r(3-0); A(7-4) $\leftarrow$ 0                                  | None            | 1     |
|                  | 0010 1010 rrrr rrrr | MOVH A,r | A(3-0) $\leftarrow$ r(7-4); A(7-4) $\leftarrow$ 0                                  | None            | 1     |
|                  | 0000 0001 rrrr rrrr | SFR4 r   | r(7-4) $\leftarrow$ A(3-0); r(3-0) $\leftarrow$ r(7-4); A(3-0) $\leftarrow$ r(3,0) | None            | 1     |
|                  | 0100 1111 rrrr rrrr | SFL4 r   | r(3-0) $\leftarrow$ A(3-0); r(7-4) $\leftarrow$ r(3-0); A(3-0) $\leftarrow$ r(7-4) | None            | 1     |
|                  | 0000 1111 rrrr rrrr | SWAP r   | r(0:3) $\leftarrow$ r(4:7)   | None            | 1     |
|                  | 0000 1110 rrrr rrrr | SWAPA r  | r(0:3) $\rightarrow$ A(4:7); r(4:7) $\rightarrow$ A(0:3)                           | None            | 1     |

(\*1) *TBRD i, r:*

*r*  $\leftarrow$  ROM [(TABPTR)]

*i*=00: TABPTR not change

*wi*=01: TABPTR  $\leftarrow$  TABPTR+1

*i*=10: TABPTR  $\leftarrow$  TABPTR-1

(\*2) *TABPTR=(TABPTRM: TABPTRL)*

*Bit0=0: Low byte of the pointed ROM data*

*Bit0=1: High byte of the pointed ROM data*

#### NOTE

- Bit 0 of TABPTRL is used to select either low byte or high byte of the pointed ROM data.
- The maximum look-up table space is internal 192K bytes (96K words).

(\*3) The maximum jump range is 64K absolute address

(\*4) Carry bit of "ADD PCL, A" or "ADD TABPTRL, A" will automatically carry into PCM or TABPTRM. The Instruction cycle for writing to the PC (Program Counter) requires two cycles.

(\*5) S0CALL addressing ability is from 0x000 to 0xFFFF (4K space)

(\*6) When in SUB operation, borrow flag is indicated by the inverse of the carry bit, that is B=/C

## 13 Pad Diagram and Locations




Figure 13-1 ePS6900 Pad Diagram

Chip Size:  $3930 \times 5180 \mu\text{m}^2$

| Pin No. | Symbol | X       | Y       | Pin No. | Symbol | X       | Y        |
|---------|--------|---------|---------|---------|--------|---------|----------|
| 1       | NC     | -       | -       | 41      | SEG13  | -1852.5 | -1406.2  |
| 2       | NC     | -       | -       | 42      | SEG14  | -1852.5 | -1501.2  |
| 3       | NC     | -       | -       | 43      | SEG15  | -1852.5 | -1596.2  |
| 4       | GND    | -1852.5 | 2306    | 44      | SEG16  | -1852.5 | -1706.2  |
| null    | -      | -       | -       | 45      | SEG17  | -1852.5 | -1816.25 |
| 5       | C1A    | -1852.5 | 2100.8  | 46      | SEG18  | -1852.5 | -1926.3  |
| 6       | C1B    | -1852.5 | 1990.8  | 47      | SEG19  | -1852.5 | -2036.3  |
| 7       | V5     | -1852.5 | 1882.8  | 48      | SEG20  | -1852.5 | -2146.35 |
| 8       | V4     | -1852.5 | 1774.8  | 49      | SEG21  | -1852.5 | -2258.4  |
| 9       | V3     | -1852.5 | 1666.8  | 50      | SEG22  | -1852.5 | -2366.4  |
| 10      | V2     | -1852.5 | 1558.8  | 61      | SEG23  | -1725.5 | -2477.5  |
| 11      | V1     | -1852.5 | 1453.8  | 62      | SEG24  | -1622.5 | -2477.5  |
| 12      | COM15  | -1852.5 | 1348.8  | 63      | SEG25  | -1517.5 | -2477.5  |
| 13      | COM14  | -1852.5 | 1253.8  | 64      | SEG26  | -1412.5 | -2477.5  |
| 14      | COM13  | -1852.5 | 1158.8  | 65      | SEG27  | -1309.5 | -2477.5  |
| 15      | COM12  | -1852.5 | 1063.8  | 66      | SEG28  | -1207.5 | -2477.5  |
| 16      | COM11  | -1852.5 | 968.8   | 67      | SEG29  | -1112.5 | -2477.5  |
| 17      | COM10  | -1852.5 | 873.8   | 68      | SEG30  | -1017.5 | -2477.5  |
| 18      | COM9   | -1852.5 | 778.8   | 69      | SEG31  | -922.5  | -2477.5  |
| 19      | COM8   | -1852.5 | 683.8   | 70      | SEG32  | -827.5  | -2477.5  |
| 20      | COM7   | -1852.5 | 588.8   | 71      | SEG33  | -732.5  | -2477.5  |
| 21      | COM6   | -1852.5 | 493.8   | 72      | SEG34  | -637.5  | -2477.5  |
| 22      | COM5   | -1852.5 | 398.8   | 73      | SEG35  | -542.5  | -2477.5  |
| 23      | COM4   | -1852.5 | 303.8   | 74      | SEG36  | -447.5  | -2477.5  |
| 24      | COM3   | -1852.5 | 208.8   | 75      | SEG37  | -352.5  | -2477.5  |
| 25      | COM2   | -1852.5 | 113.8   | 76      | SEG38  | -257.5  | -2477.5  |
| 26      | COM1   | -1852.5 | 18.8    | 77      | SEG39  | -162.5  | -2477.5  |
| 27      | COM0   | -1852.5 | -76.2   | 78      | SEG40  | -67.5   | -2477.5  |
| 28      | SEG0   | -1852.5 | -171.2  | 79      | SEG41  | 27.5    | -2477.5  |
| 29      | SEG1   | -1852.5 | -266.2  | 80      | SEG42  | 122.5   | -2477.5  |
| 30      | SEG2   | -1852.5 | -361.2  | 41      | SEG13  | -1852.5 | -1406.2  |
| 31      | SEG3   | -1852.5 | -456.2  | 42      | SEG14  | -1852.5 | -1501.2  |
| 32      | SEG4   | -1852.5 | -551.2  | 43      | SEG15  | -1852.5 | -1596.2  |
| 33      | SEG5   | -1852.5 | -646.2  | 44      | SEG16  | -1852.5 | -1706.2  |
| 34      | SEG6   | -1852.5 | -741.2  | 45      | SEG17  | -1852.5 | -1816.25 |
| 35      | SEG7   | -1852.5 | -836.2  | 46      | SEG18  | -1852.5 | -1926.3  |
| 36      | SEG8   | -1852.5 | -931.2  | 47      | SEG19  | -1852.5 | -2036.3  |
| 37      | SEG9   | -1852.5 | -1026.2 | 48      | SEG20  | -1852.5 | -2146.35 |
| 38      | SEG10  | -1852.5 | -1121.2 | 49      | SEG21  | -1852.5 | -2258.4  |
| 39      | SEG11  | -1852.5 | -1216.2 | 50      | SEG22  | -1852.5 | -2366.4  |
| 40      | SEG12  | -1852.5 | -1311.2 | -       | -      | -       | -        |

(Continuation)

| Pin No. | Symbol | X       | Y       | Pin No. | Symbol | X      | Y       |
|---------|--------|---------|---------|---------|--------|--------|---------|
| 81      | SEG43  | 217.5   | -2477.5 | 121     | SEG73  | 1852.5 | -985.3  |
| 82      | SEG44  | 312.5   | -2477.5 | 122     | SEG74  | 1852.5 | -890.3  |
| 83      | SEG45  | 407.5   | -2477.5 | 123     | SEG75  | 1852.5 | -795.3  |
| 84      | SEG46  | 502.5   | -2477.5 | 124     | SEG76  | 1852.5 | -700.3  |
| 85      | SEG47  | 597.5   | -2477.5 | 125     | SEG77  | 1852.5 | -605.3  |
| 86      | SEG48  | 692.5   | -2477.5 | 126     | SEG78  | 1852.5 | -510.3  |
| 87      | SEG49  | 787.5   | -2477.5 | 127     | SEG79  | 1852.5 | -415.3  |
| 88      | SEG50  | 882.5   | -2477.5 | 128     | SEG80  | 1852.5 | -320.3  |
| 89      | SEG51  | 977.5   | -2477.5 | 129     | SEG81  | 1852.5 | -225.3  |
| 90      | SEG52  | 1072.5  | -2477.5 | 130     | SEG82  | 1852.5 | -130.3  |
| 91      | SEG53  | 1167.5  | -2477.5 | 131     | SEG83  | 1852.5 | -35.3   |
| 92      | SEG54  | 1272.5  | -2477.5 | 132     | SEG84  | 1852.5 | 59.7    |
| 93      | SEG55  | 1377.5  | -2477.5 | 133     | SEG85  | 1852.5 | 154.7   |
| 94      | SEG56  | 1482.5  | -2477.5 | 134     | SEG86  | 1852.5 | 249.7   |
| 95      | SEG57  | 1594.85 | -2477.5 | 135     | SEG87  | 1852.5 | 344.7   |
| 96      | SEG58  | 1704.9  | -2477.5 | 136     | SEG88  | 1852.5 | 439.7   |
| 97      | NC     | —       | —       | 137     | SEG89  | 1852.5 | 534.7   |
| 98      | NC     | —       | —       | 138     | SEG90  | 1852.5 | 629.7   |
| 99      | NC     | —       | —       | 139     | SEG91  | 1852.5 | 724.7   |
| 100     | NC     | —       | —       | 140     | SEG92  | 1852.5 | 819.7   |
| 101     | NC     | —       | —       | 141     | SEG93  | 1852.5 | 914.7   |
| 102     | NC     | —       | —       | 142     | SEG94  | 1852.5 | 1009.7  |
| 103     | NC     | —       | —       | 143     | SEG95  | 1852.5 | 1104.7  |
| 104     | NC     | —       | —       | 144     | SEG96  | 1852.5 | 1199.7  |
| 105     | NC     | —       | —       | 145     | SEG97  | 1852.5 | 1294.7  |
| 106     | NC     | —       | —       | 146     | PD0    | 1852.5 | 1421.55 |
| 107     | SEG59  | 1852.5  | -2380.3 | 147     | PD1    | 1852.5 | 1541.55 |
| 108     | SEG60  | 1852.5  | -2276.3 | 148     | PD2    | 1852.5 | 1661.55 |
| 109     | SEG61  | 1852.5  | -2173.3 | 149     | PD3    | 1852.5 | 1781.55 |
| 110     | SEG62  | 1852.5  | -2070.3 | 150     | PD4    | 1852.5 | 1901.55 |
| 111     | SEG63  | 1852.5  | -1967.3 | 151     | PD5    | 1852.5 | 2021.55 |
| 112     | SEG64  | 1852.5  | -1863.3 | 152     | PD6    | 1852.5 | 2141.55 |
| 113     | SEG65  | 1852.5  | -1761.3 | 153     | PD7    | 1852.5 | 2261.55 |
| 114     | SEG66  | 1852.5  | -1659.3 | 154     | NC     | —      | —       |
| 115     | SEG67  | 1852.5  | -1555.3 | 155     | NC     | —      | —       |
| 116     | SEG68  | 1852.5  | -1460.3 | 156     | NC     | —      | —       |
| 117     | SEG69  | 1852.5  | -1365.3 | 157     | NC     | —      | —       |
| 118     | SEG70  | 1852.5  | -1270.3 | 158     | NC     | —      | —       |
| 119     | SEG71  | 1852.5  | -1175.3 | 159     | NC     | —      | —       |
| 120     | SEG72  | 1852.5  | -1080.3 | 160     | NC     | —      | —       |

| Pin No. | Symbol | X      | Y      | Pin No. | Symbol | X        | Y      |
|---------|--------|--------|--------|---------|--------|----------|--------|
| 161     | NC     | —      | —      | 187     | PB4    | -442.5   | 2477.5 |
| 162     | NC     | —      | —      | 188     | PB5    | -540.5   | 2477.5 |
| 163     | NC     | —      | —      | 189     | PB6    | -638.5   | 2477.5 |
| 164     | NC     | —      | —      | 190     | PB7    | -736.5   | 2477.5 |
| 165     | NC     | —      | —      | 191     | PC0    | -834.5   | 2477.5 |
| 166     | PE0    | 1771.5 | 2477.5 | 192     | PC1    | -932.5   | 2477.5 |
| 167     | PE1    | 1651.5 | 2477.5 | 193     | PC2    | -1032.5  | 2477.5 |
| 168     | PE2    | 1521.5 | 2477.5 | 194     | PC3    | -1137.5  | 2477.5 |
| 169     | PE3    | 1411.5 | 2477.5 | 195     | VDD    | -1252.5  | 2477.5 |
| 170     | PE4    | 1301.5 | 2477.5 | 196     | HOSCI  | -1367.5  | 2477.5 |
| 171     | PE5    | 1191.5 | 2477.5 | null    | —      | —        | —      |
| 172     | PE6    | 1081.5 | 2477.5 | 197     | RESETB | -1482.5  | 2477.5 |
| 173     | PE7    | 971.5  | 2477.5 | 198     | OSCO   | -1597.5  | 2477.5 |
| 174     | PA0    | 861.5  | 2477.5 | 199     | OSCI   | -1710.25 | 2477.5 |
| 175     | PA1    | 751.5  | 2477.5 | null    | —      | —        | —      |
| 176     | PA2    | 646.5  | 2477.5 | null    | —      | —        | —      |
| 177     | PA3    | 541.5  | 2477.5 | 200     | NC     | —        | —      |
| 178     | TEST   | 441.5  | 2477.5 | 201     | NC     | —        | —      |
| 179     | PA4    | 341.5  | 2477.5 | 202     | NC     | —        | —      |
| 180     | PA5    | 243.5  | 2477.5 | 203     | NC     | —        | —      |
| 181     | PA6    | 145.5  | 2477.5 | 204     | NC     | —        | —      |
| 182     | PA7    | 47.5   | 2477.5 | 205     | NC     | —        | —      |
| 183     | PB0    | -50.5  | 2477.5 | 206     | NC     | —        | —      |
| 184     | PB1    | -148.5 | 2477.5 | 207     | NC     | —        | —      |
| 185     | PB2    | -246.5 | 2477.5 | 208     | NC     | —        | —      |
| 186     | PB3    | -344.5 | 2477.5 | —       | —      | —        | —      |

**NOTE**

*For PCB layout, the die pad must be connected to Vss (the IC substrate must be connected to Vss or kept floating open).*

