



# EM78XXX 13-Bit Instruction Set

## Application Notes

### 1 Instruction

EM78xxx is a RISC-like single chip microcontroller. Each instruction is a 13-bit word divided into an OP code and one or more operands. All instructions are mostly executed with single instruction cycle, unless the program counter is changed by executing the "MOV R2, A", "ADD R2, A", "LCALL", or "LJMP" instruction. In this case, the execution takes two instruction cycles.

In addition, the EM78xxx has the following characteristics:

- Each bit of any register can be set, cleared, or tested directly.
- Any I/O Register can be accessed as a general-purpose register. That is, the same instruction set that accesses the general-purpose register can operate under I/O register.

### 2 Quick Reference to Instruction Details

Instruction	Description	Go to Page
ADD	Add	12
AND	And	11
BC	Bit Clear	19
BS	Bit Set	19
CALL	Subroutine Call	20
CLR	Clear Register	8
CLRA	Clear the A Register	8
COM	Complement R	13
COMA	Complement R, Place in A	13
CONTR	Move CONTR to A Register	7
CONTW	Move A to CONTR	3
DAA	Decimal Adjust	3
DEC	Decrement R	10
DECA	Decrement R, Place in A	9
DISI	Disable Interrupt	5
DJZ	Decrement R, Skip if "0"	15
DJZA	Decrement R, Place in the A Register, Skip if "0"	15
ENI	Enable Interrupt	4
INC	Increment R	14
INCA	Increment R, Place in the A Register	14
INT	Software Interrupt	21
IOR	Move I OCR to the A Register	7

(Continuation)

Instruction	Description	Go to Page
IOW	Move the A Register to IOCR	4
JBC	Bit Test, Skip if Clear	19
JBS	Bit Test, Skip if Set	19
JMP	Unconditional Branch	20
JZ	Increment R, Skip if "0"	18
JZA	Increment R, Place in the A Register, Skip if "0"	18
LCALL	Subroutine Call	22
LJMP	Unconditional Branch	23
MOV	Move Data	7
NOP	No Operation	2
OR	Inclusive OR	10
PAGE	Switch Page of ROM	22
RET	Return from Subroutine	5
RETI	Return from Interrupt	5
RETL	Return Immediate Data to A Register	6
RLC	Rotate Left R through Carry	17
RLCA	Rotate Left R through Carry, Place in the A Register	17
RRC	Rotate Right R through Carry	16
RRCA	Rotate Right R through Carry, Place in the A Register	16
SLEP	Seep	3
SUB	Subtract	8
SWAP	Swap R	18
SWAPA	Swap R, Place in the A Register	17
TBRD	Table Read	24
WDTC	Clear Watchdog Timer	4
XOR	Exclusive OR	11

### 3 Instruction Description

#### ■ NOP (No Operation)

<b>Syntax</b>	NOP
<b>Operation</b>	No Operation
<b>Status Affected</b>	None
<b>Description</b>	No operation. NOP is used for time delay

<b>Example</b>	P50 output a 3 $\mu$ s pulse (system clock = 2MHz): BS 0x5,0x0 ;P50 output high NOP ;Delay 2 instruction cycles NOP BC 0x5,0x0 ;P50 output low
----------------	--



## ■ DAA (Decimal Adjust)

<b>Syntax</b>	DAA
<b>Operation</b>	if [A<3 : 0> > 9].OR.[DC=1] then A<3 : 0> + 6 → A<3 : 0>; if [A<7 : 4> > 9].OR.[C=1] then A<7 : 4> + 6 → A<7 : 4>;
<b>Status Affected</b>	C
<b>Description</b>	DAA adjusts the eight-bit value in the accumulator resulting from an earlier addition of two variables (each in packed-BCD format), and produces two four-bit digits.

<b>Example</b>	Perform a decimal 6+9 operation: MOV A,@0x6 MOV 0x10,A MOV A,@0x9 ADD A,0x10 ;A = 0xf DAA ;A = 15H (packed BCD)
----------------	--

## ■ CONTW (Move A to CONT)

<b>Syntax</b>	CONTW
<b>Operation</b>	A → CONT
<b>Status Affected</b>	None
<b>Description</b>	Move data from A register to CONT register

<b>Example</b>	MOV A,@0x83 CONTW ;0x83 = 10000011 ;Prescaler is 1:16 ;Assign prescaler to TCC ;TCC increment from low to high ;Transition on TCC pin ;Internal clock for TCC signal ;Disable interrupt ;Port 7 internal pull-high disable
----------------	--

## ■ SLEEP (Sleep)

<b>Syntax</b>	SLEEP
<b>Operation</b>	00h → WDT 0 → WDT Prescaler 0 → P 1 → T
<b>Status Affected</b>	P, T
<b>Description</b>	Watchdog Timer is reset. If prescaler is assigned to the WDT, the prescaler is reset. The Power-down Status Affected (P) is cleared and the Time-out Status Affected (T) is set. The processor goes into SLEEP mode with the oscillator stopped. See data sheet on SLEEP mode for more details.

<b>Example</b>	SLEEP ;The processor is put into SLEEP mode
----------------	---



### ■ WDTC (Clear Watchdog Timer)

<b>Syntax</b>	WDTC
<b>Operation</b>	00h → WDT 0 → WDT Prescaler 1 → P 1 → T
<b>Status Affected</b>	P, T
<b>Description</b>	Watchdog Timer is reset. If the prescaler is assigned to the WDT, the prescaler is reset. The Power-down Status Affected (P) is set. The Time-out Status Affected (T) is set.

<b>Example</b>	WDTC      ;Clear the Watchdog Timer counter
----------------	---

### ■ IOW (Move the A Register to IOCR)

<b>Syntax</b>	IOW R
<b>Operation</b>	A → IOCR
<b>Status Affected</b>	None
<b>Description</b>	Move data from A register to Control Register IOCR

<b>Example</b>	Set the odd bits of Port 6 to internal pull-high mode. The control register of Port 6 is I/O port control register 0xd: MOV A,@0xaa IOW 0xd
----------------	---

### ■ ENI (Enable Interrupt)

<b>Syntax</b>	ENI
<b>Operation</b>	1 → INT
<b>Status Affected</b>	None
<b>Description</b>	Enable interrupt by setting the INT bit. The INT is a global interrupt enable bit. There are several interrupt sources, e.g., internal TCC overflow interrupt, external INT pin interrupt, port pin changed interrupt, and so on. When one of these interrupts occurs, the processor will perform an interrupt phase. First, it will push the present PC into the top of stack and reset INT flag to disable further interrupt. Then it will set the PC to corresponding interrupt vector, fetch the related code, and execute. The Interrupt Status Register (register 0xf) indicates the interrupt source.

<b>Example</b>	ENI      ;Enable interrupt After Instruction Bit 6 of CONT register : 1
----------------	---

### ■ DISI (Disable Interrupt)

<b>Syntax</b>	DISI
<b>Operation</b>	0 → INT
<b>Status Affected</b>	None
<b>Description</b>	Disable interrupt by clearing the INT bit. The INT is a global interrupt enable bit.

<b>Example</b>	DISI        ;Disable interrupt After Instruction Bit 6 of CONT register : 0
----------------	---

### ■ RET (Return from Subroutine)

<b>Syntax</b>	RET
<b>Operation</b>	[Top of Stack] → PC
<b>Status Affected</b>	None
<b>Description</b>	Return from subroutine. Stack is popped and the top of the stack is loaded into the PC.

<b>Example</b>	TEST: • • • RET • • • CALL TEST HERE ADD A,@0x1 • • • Before Instruction Top of Stack = address HERE After Instruction PC = address HERE
----------------	--

### ■ RETI (Return from Interrupt)

<b>Syntax</b>	RETI
<b>Operation</b>	[Top of Stack] → PC 1 → INT
<b>Status Affected</b>	None
<b>Description</b>	Return from interrupt routine. Stack is popped and the top of the stack is loaded into the PC. The interrupt is enabled by setting the INT bit. The INT is global interrupt enable bit.




<b>Example</b>	<pre> INTRTN:      ;Interrupt routine • • •     RETI MAIN: • • •      ;Interrupt occurs HERE: • • • Before Instruction [Top of Stack] = address HERE  After Instruction PC = address HERE INT flag = 1 </pre>
----------------	---

#### ■ RETL (Return Immediate Data to A Register)

<b>Syntax</b>	RETL k
<b>Operation</b>	k → A [Top of Stack] → PC
<b>Status Affected</b>	None
<b>Description</b>	Return from subroutine. The immediate data “k” is loaded into the A register. Stack is popped and the top of the stack is loaded into the PC

<b>Example</b>	<pre> Perform a 7-segment LED translation table. The 7-segment LED connected to Port 6. ;Define register PC == 2  TRANS:     ADD  PC,A     RETL @0b11111100     RETL @0b01100000     RETL @0b11011010     RETL @0b11110010     RETL @0b01100110     RETL @0b10110110     RETL @0b10111110     RETL @0b11100000     RETL @0b11111110     RETL @0b11110110 </pre>
----------------	---



(Continuation)

	<pre> MAIN: • • • MOV  A,0x10 ;Get content of Register 0x10 CALL TRANS MOV  0x6,A   ;Output to 7-segment LED • • • </pre>
	<div style="border: 1px solid black; padding: 5px; text-align: center;"> <b>NOTE</b>  Putting "@" in front of a word, indicates a literal. </div>

#### ■ CONTR (Move CONT to A Register)

<b>Syntax</b>	CONTR
<b>Operation</b>	CONT → A
<b>Status Affected</b>	None
<b>Description</b>	Move data from the CONT register to the A register

<b>Example</b>	CONTR
----------------	-------

#### ■ IOR (Move IOCR to A Register)

<b>Syntax</b>	IOR R
<b>Operation</b>	IOCR → A
<b>Status Affected</b>	None
<b>Description</b>	Move data from control register IOCR to the A register

<b>Example</b>	<pre> IOR  0xf           ;Get the contents of IOCF MOV  0x10,A        ;Save in 0x10 register </pre>
----------------	---

#### ■ MOV (Move Data)

<b>Syntax</b>	MOV R,A
<b>Operation</b>	A → R
<b>Status Affected</b>	None
<b>Description</b>	Move the contents of the A register to R

<b>Syntax</b>	MOV A,R
<b>Operation</b>	R → A
<b>Status Affected</b>	Z
<b>Description</b>	Move the contents of R to the A register. If the result is "0", Z flag will be set. Otherwise, Z flag will be cleared.



<b>Syntax</b>	MOV R,R
<b>Operation</b>	$R \rightarrow R$
<b>Status Affected</b>	Z
<b>Description</b>	Move the contents of R to R.

<b>Syntax</b>	MOV A,k
<b>Operation</b>	$k \rightarrow A$
<b>Status Affected</b>	None
<b>Description</b>	Load immediate data (8-bit literal) into the A register.

<b>Example</b>	Move data from accumulator to register: MOV A,@0x11      ;Move immediate data to A MOV 0x10,A        ;Move data from A to R MOV A,9            ;Move data from R to A MOV 0x10,0x10    ;Z flag is 0
----------------	---

#### ■ CLRA (Clear the A Register)

<b>Syntax</b>	CLRA
<b>Operation</b>	$0 \rightarrow A$
<b>Status Affected</b>	$1 \rightarrow Z$
<b>Description</b>	Reset Accumulator. Z flag is set

<b>Example</b>	CLRA              ;Reset A. Z flag will be set
----------------	--

#### ■ CLR (Clear Register)

<b>Syntax</b>	CLR R
<b>Operation</b>	$0 \rightarrow R$
<b>Status Affected</b>	$1 \rightarrow Z$
<b>Description</b>	Reset register R. Z flag is set.

<b>Example</b>	CLR 0x10          ;Reset register 0x10
----------------	--

#### ■ SUB (Subtract)

<b>Syntax</b>	SUB A,R
<b>Operation</b>	$R - A \rightarrow A$
<b>Status Affected</b>	Z,C,DC
<b>Description</b>	Subtract the A register from R register. The result is placed in the A register.



<b>Syntax</b>	SUB R,A
<b>Operation</b>	$R - A \rightarrow R$
<b>Status Affected</b>	Z,C,DC
<b>Description</b>	Subtract the A register from R register. The result is placed in the R register.

<b>Syntax</b>	SUB A,k
<b>Operation</b>	$k - A \rightarrow A$
<b>Status Affected</b>	Z,C,DC
<b>Description</b>	Subtract the A register from the immediate data “k”. The result is placed in the A register.

<b>Example</b>	<p>The following codes illustrate how to obtain <math>A = 0x99 - 0x55</math>:</p> <pre> MOV  A,@0x99 MOV  0x10,A      ;R10 = 0x99 MOV  A,@0x55 SUB  A,0x10      ;A = 0x44 </pre> <p>The following codes illustrate how to obtain <math>A = 0x02 - A</math>:</p> <pre> MOV  A,@0x01      ;A = 0x01 SUB  A,@0x02      ;A = 0x02 - 0x01 = 0x01                         ;C flag = 1 , result is                         ;positive </pre>
----------------	--

#### ■ DECA (Decrement R, Place in A)

<b>Syntax</b>	DECA R
<b>Operation</b>	$R - 1 \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	Decrease the R register. The result is placed in A register.

<b>Example</b>	<p>The following codes illustrate how to make a 16 - iteration loop:</p> <pre> STATUS == 3      ;Status Register Z_FLAG == 2 MOV  A,@0x10 MOV  0x10,A LOOP: DECA 0x10 MOV  0x10,A JBS  STATUS,Z_FLAG JMP  LOOP </pre>
----------------	---



### ■ DEC (Decrement R)

<b>Syntax</b>	DEC R
<b>Operation</b>	$R - 1 \rightarrow R$
<b>Status Affected</b>	Z
<b>Description</b>	Decrease the R register.

<b>Example</b>	<p>The following codes illustrate how to make a 16 - Iteration loop:</p> <pre> STATUS == 3           ;Status Register Z_FLAG == 2   MOV  A,@0x10   MOV  0x10,A LOOP:   DEC  0x10   JBS  STATUS,Z_FLAG   JMP  LOOP </pre>
----------------	--

### ■ OR (Inclusive OR)

<b>Syntax</b>	OR A,R
<b>Operation</b>	$A \vee R \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	Inclusive OR the contents of A register with the R register. The result is placed in the A register.

<b>Syntax</b>	OR R,A
<b>Operation</b>	$A \vee R \rightarrow R$
<b>Status Affected</b>	Z
<b>Description</b>	Inclusive OR the contents of the A register with R register. The result is placed in the R register

<b>Syntax</b>	OR A,k
<b>Operation</b>	$A \vee k \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	Inclusive OR the contents of the A register with the immediate data specified by k. The result is placed in the A register

<b>Example</b>	<p>The following codes illustrate how to obtain <math>A = 0x55 + 0xAA = 0xFF</math>:</p> <pre> MOV  A,@0x55 MOV  0x10,A           ;R10 = 0x55 + 0xAA MOV  A,@0xAA OR   A,0x10           ;A = 0xAA + 0x55 = 0xFF,                       ;Z flag = 0 or MOV  A,@0x55 OR   A,@0xAA          ;k = 0xAA, A = 0x55 + 0xAA =                       ;0xFF, Z flag = 0 </pre>
----------------	--

(Continuation)

	<p>The following codes illustrate how to obtain  <math>R10 = 0x55 + 0xAA = 0xFF</math>:</p> <pre> MOV A,@0x55 MOV 0x10,A           ;R10 = 0x55 MOV A,@0xAA OR 0x10,A             ;R10 = 0x55 + 0xAA = 0xFF,                         ;Z flag = 0 </pre>
--	--

### ■ AND (And)

<b>Syntax</b>	AND A,R
<b>Operation</b>	$A \& R \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	AND the contents of the A register with the R register. The result is placed in the A register.

<b>Syntax</b>	AND R,A
<b>Operation</b>	$A \& R \rightarrow R$
<b>Status Affected</b>	Z
<b>Description</b>	AND the contents of the A register with the R register. The result is placed in R register.

<b>Syntax</b>	AND A,K
<b>Operation</b>	$A \& K \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	AND the contents of the A register with the immediate data specified by K. The result is placed in the A register.

<b>Example</b>	<p>AND Port 6 with the R10 register, then output the result to Port 6:</p> <pre> MOV A,0x6           ;Input from Port 6 AND A,0x10           ;AND with R10 MOV 0x6,A           ;Output to Port 6 R10 = R11 AND R12 MOV A,0x11 MOV 0x10,A MOV A,0x12 AND 0x10,A           ;R10 = R11 AND R12 </pre>
----------------	--

### ■ XOR (Exclusive OR)

<b>Syntax</b>	XOR A,R
<b>Operation</b>	$A \oplus R \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	The contents of the A register are XOR'ed with the R register. The result is placed in the A register.



<b>Syntax</b>	XOR R,A
<b>Operation</b>	$A \oplus R \rightarrow R$
<b>Status Affected</b>	Z
<b>Description</b>	Exclusive OR the A register with the R register. The result is placed in R register.

<b>Syntax</b>	XOR A,k
<b>Operation</b>	$A \oplus k \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	Exclusive OR the A register with the immediate data k. The result is placed in the A register.

<b>Example</b>	<p>Check whether the content of Register 0x10 is 0x55. If not, jumps to ERROR subroutine:</p> <pre>STATUS == 3 Z_FLAG == 2 MOV A,@0x55 XOR A,0x10 JBS STATUS,Z_FLAG JMP ERROR</pre> <p>The following codes get <math>R10 = R11 \text{ XOR } R12</math>:</p> <pre>MOV A,0x11 MOV 0x10,A MOV A,0x12 XOR 0x10,A ;R10 = R11 XOR R12</pre> <p>The following codes get <math>A = A \text{ XOR } 0xF0</math>:</p> <pre>MOV A,@0x00 ;A = 0x00 XOR A,@0xF0 ;A = 0xF0</pre>
----------------	---

#### ■ ADD (Add)

<b>Syntax</b>	ADD A,R
<b>Operation</b>	$A + R \rightarrow A$
<b>Status Affected</b>	Z,C,DC
<b>Description</b>	The contents of the A register are added to the R register. The result is placed in the A register.

<b>Syntax</b>	ADD R,A
<b>Operation</b>	$A + R \rightarrow R$
<b>Status Affected</b>	Z,C,DC
<b>Description</b>	ADD the contents of the A register to the R register. The result is placed in register R.

<b>Syntax</b>	ADD A,k
<b>Operation</b>	$K + A \rightarrow A$
<b>Status Affected</b>	Z,C,DC
<b>Description</b>	The contents of the A register are added with the immediate data “k”. The result is placed in the A register.

<b>Example</b>	<p>The following codes get <math>A = R11 + R12</math>:</p> <pre>MOV  A,0x11 ADD  A,0x12      ;A = R11 + R12</pre> <p>The following codes get <math>R10 = R11 + R12</math>:</p> <pre>MOV  A,0x11 MOV  0x10,A MOV  A,0x12 ADD  0x10,A      ;R10 = R11 + R12</pre> <p>The following codes get <math>A = 0x01 + 0x01</math>:</p> <pre>MOV  A,@0x01     ;A = 0x01 ADD  A,@0x01     ;A = 0x02</pre>
----------------	---

#### ■ COMA (Complement R, Place in A)

<b>Syntax</b>	COMA R
<b>Operation</b>	$\overline{R} \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	The contents of the R register are complemented. The result is placed in the A register.

<b>Example</b>	<p>Input from Port 6, complement the contents; then output the result to Port 6:</p> <pre>MOV  A,0x6 MOV  0x10,A COMA 0x10 MOV  0x6,A</pre>
----------------	---

#### ■ COM (Complement R)

<b>Syntax</b>	COM R
<b>Operation</b>	$\overline{R} \rightarrow R$
<b>Status Affected</b>	Z
<b>Description</b>	The contents of the R register are complemented. The result is placed in register R.

<b>Example</b>	<p>The following codes complement the contents of <math>R10</math>:</p> <pre>MOV  A,@0x11 MOV  0x10,A      ;R10 = 0x11 COM  0x10        ;R10 = 0xEE</pre>
----------------	---



### ■ INCA (Increment R, Place in the A Register)

<b>Syntax</b>	INCA R
<b>Operation</b>	$R + 1 \rightarrow A$
<b>Status Affected</b>	Z
<b>Description</b>	The contents of the R register are incremented. The result is placed in the A register.

<b>Example</b>	<p>Counts the external interrupt. When count is up to 100 times, some flags are set:</p> <pre> STATUS  == 0x03      ;Status Register ISR     == 0x0f      ;Interrupt Status Register FLAG    == 0x10 COUNTER == 0x11 A_BUF   == 0x12      ;Buffer of A S_BUF   == 0x13      ;Buffer of Status Register TMO_FLG == 0         ;Time out flag TCIF    == 0         ;TCC interrupt flag EXIF    == 3         ;External interrupt flag Z_FLAG  == 2 EXT_INT  DISI                    ;Disable interrupt BC    ISR,EXIF          ;Reset EXIF flag MOV   A_BUF,A          ;Backup A MOV   A,STATUS MOV   S_BUF,A          ;Backup Status Register INCA  COUNTER           ;Increment count MOV   COUNTER,A XOR   A,@100           ;If counts to 100, set                         ;TMO_FLG  JBC   STATUS,Z_FLAG BS    FLAG,TMO_FLG MOV   A,S_BUF MOV   STATUS,A          ;Restore Status Register MOV   A,A_BUF           ;Restore A. C flag in                         ;STATUS is affected  BC    STATUS,Z_FLG JBC   S_BUF,Z_FLG      ;Obtain the REAL C flag BS    STATUS,Z_FLG RTI </pre>
----------------	--

### ■ INC (Increment R)

<b>Syntax</b>	INC R
<b>Operation</b>	$R + 1 \rightarrow R$
<b>Status Affected</b>	Z
<b>Description</b>	The contents of the R register are incremented.

<b>Example</b>	<pre> MOV A,@0x11 MOV 0x10,A      ;R10 = 0x11 INC 0x10        ;R10 = 0x12 </pre>
----------------	--

### ■ DJZA (Decrement R, Place in the A Register, Skip if “0”)

<b>Syntax</b>	DJZA R
<b>Operation</b>	$R - 1 \rightarrow A$ , skip if “0”
<b>Status Affected</b>	None
<b>Description</b>	Decrease the contents of the R register. The result is placed in the A register. If the result is “0”, the next instruction which is already fetched is discarded.


<b>Example</b>	<p>HERE:</p> <p>DJZA 0x9</p> <p>CONT:</p> <p>MOV A,0x10</p> <p>SKIP:</p> <p>ADD A,@10</p> <p>Before Instruction</p> <p>PC = address HERE</p> <p>After Instruction</p> <p>A=R9-1</p> <p>if A = 0, PC = address SKIP</p> <p>if A ≠ 0, PC = address CONT</p>
----------------	---

### ■ DJZ (Decrement R, Skip if “0”)

<b>Syntax</b>	DJZ R
<b>Operation</b>	$R - 1 \rightarrow R$ , skip if “0”
<b>Status Affected</b>	None
<b>Description</b>	The contents of the R register are decreased. The result is placed in register R. If the result is “0”, the next instruction which is already fetched is discarded.


<b>Example</b>	<p>MOV A,@100</p> <p>MOV 0x10,A</p> <p>LOOP:</p> <ul style="list-style-type: none"> <li>•</li> <li>•</li> <li>•</li> </ul> <p>DJZ 0x10 ;Decrement R10. If the result is not “0”, executes the JMP instruction, else skip the JMP instruction.</p> <p>JMP LOOP</p>
----------------	---

### ■ RRCA (Rotate Right R through Carry, Place in the A Register)

<b>Syntax</b>	RRCA R
<b>Operation</b>	$R(n) \rightarrow A(n-1)$ , $R(0) \rightarrow C$ , $C \rightarrow A(7)$
<b>Status Affected</b>	C
<b>Description</b>	<p>The contents of the R register are rotated 1-bit to the right through the Carry Flag. The result is placed in the A register.</p> 

<b>Example</b>	<p>The following codes perform how to rotate a register to the right (not to include C flag) and output the result to Port 5:</p> <pre> BIT_BUF == 10 COUNTER == 11     MOV  A,@0x8     MOV  COUNTER,A LOOP:     RRCA BIT_BUF      ;Shift the LSB to C     RRCA BIT_BUF      ;Start right rotation     MOV  0x5,A     MOV  BIT_BUF,A     DJZ  COUNTER     JMP  LOOP </pre>
----------------	--


### ■ RRC (Rotate Right R through Carry)

<b>Syntax</b>	RRC R
<b>Operation</b>	$R(n) \rightarrow R(n-1)$ , $R(0) \rightarrow C$ , $C \rightarrow R(7)$
<b>Status Affected</b>	C
<b>Description</b>	<p>The contents of the R register are rotated 1-bit to the right through the Carry Flag. The result is placed in the R register.</p> 

<b>Example</b>	<pre> MOV    A,@0x0f CLR    0x3,0      ;Clear C flag MOV    0x10,A     ;R10 = 00001111 RRC    0x10       ;R10 = 00000111, C = 1 </pre>
----------------	--




### ■ RLCA (Rotate Left R through Carry, Place in the A Register)

<b>Syntax</b>	RLCA R
<b>Operation</b>	$R(n) \rightarrow A(n+1)$ , $R(7) \rightarrow C$ , $C \rightarrow A(0)$
<b>Status Affected</b>	C
<b>Description</b>	<p>The contents of the R register are rotated 1-bit to the left through the Carry Flag. The result is placed in the A register.</p> 

<b>Example</b>	<p>Perform a rotate left operation of a 16-bit register (R10, R11):</p> <pre> RLCA 0x11          ;Shift the MSB of R11 into                    ;C flag RLC  0x10 RLC  0x11 </pre>
----------------	---

### ■ RLC (Rotate Left R through Carry)

<b>Syntax</b>	RLC R
<b>Operation</b>	$R(n) \rightarrow R(n+1)$ , $R(7) \rightarrow C$ , $C \rightarrow R(0)$
<b>Status Affected</b>	C
<b>Description</b>	<p>The contents of the R register are rotated 1-bit to the left through the Carry Flag. The result is placed in the R register.</p> 

### ■ SWAPA (Swap R, Place in the A Register)

<b>Syntax</b>	SWAPA R
<b>Operation</b>	$R(3 : 0) \rightarrow A(7 : 4)$ $R(7 : 4) \rightarrow A(3 : 0)$
<b>Status Affected</b>	None
<b>Description</b>	The upper and lower nibbles of register R are exchanged. The result is placed in the A register.
<b>Example</b>	<p>Swap the contents of Port 6:</p> <pre> MOV  A,0x6 MOV  0x10,A SWAP 0x10 MOV  0x6,A </pre>



### ■ SWAP (Swap R)

<b>Syntax</b>	SWAP R
<b>Operation</b>	$R(3:0) \leftrightarrow R(7:4)$
<b>Status Affected</b>	None
<b>Description</b>	The upper and lower nibbles of Register R are exchanged.

<b>Example</b>	<pre> MOV    A,@0x43 MOV    0x10,A          ;R10 = 0x43 SWAP   0x10            ;R10 = 0x34 </pre>
----------------	---

### ■ JZA (Increment R, Place in the A Register, Skip if "0")

<b>Syntax</b>	JZA R
<b>Operation</b>	$R + 1 \rightarrow A$ , skip if result = "0"
<b>Status Affected</b>	None
<b>Description</b>	The contents of the R register are incremented. The result is placed in the A register. If the result is "0", the next instruction which is already fetched is discarded.

<b>Example</b>	<pre> Port 6 outputs incremental binary signal: MOV    A,@x00 LOOP: MOV    0x6,A MOV    0x10,A JZA    0x10 JMP    LOOP </pre>
----------------	---

### ■ JZ (Increment R, Skip if "0")

<b>Syntax</b>	JZ R
<b>Operation</b>	$R + 1 \rightarrow R$ , skip if result = "0"
<b>Status Affected</b>	None
<b>Description</b>	Increase the contents of the R register. The result is placed in the R register. If the result is "0", the next instruction which is already fetched is discarded.

<b>Example</b>	<pre> HERE: JZ     0x10 CONT: MOV    A,0x10 SKIP: ADD    A,@10 Before Instruction PC = address HERE After Instruction R10 = R10-1 if R10 = 0, PC = address SKIP if R10 ≠ 0, PC = address CONT </pre>
----------------	--

**■ BC (Bit Clear)**

<b>Syntax</b>	BC R,b
<b>Operation</b>	$0 \rightarrow R(b)$
<b>Status Affected</b>	None
<b>Description</b>	Bit “b” in Register R is reset.

<b>Example</b>	<pre> MOV    A,@0x0f MOV    0x10,A        ;R10 = 00001111 BC 0x10,3            ;R10 = 00000111 </pre>
----------------	---

**■ BS (Bit Set)**

<b>Syntax</b>	BSR,b
<b>Operation</b>	$1 \rightarrow R(b)$
<b>Status Affected</b>	None
<b>Description</b>	Bit “b” in register R is set.

<b>Example</b>	<pre> Set the C flag in the Status Register: BS    0x3,2 </pre>
----------------	---

**■ JBC (Bit Test, Skip if Clear)**

<b>Syntax</b>	JBC R,b
<b>Operation</b>	if $R(b) = "0"$ , skip
<b>Status Affected</b>	None
<b>Description</b>	If bit “b” in Register R is “0”, then the next instruction is skipped.

<b>Example</b>	<pre> Test the contents of R10. If “0”, Port 5.0 outputs “0”, else Port 5.0 outputs “1”: JBC    0x10,0 BS     0x5,0 JBS    0x10,0 BC     0x5,0 </pre>
----------------	---

**■ JBS (Bit Test, Skip if Set)**

<b>Syntax</b>	JBS R,b
<b>Operation</b>	if $R(b) = 1$ , skip
<b>Status Affected</b>	None
<b>Description</b>	If bit “b” in register R is “1”, then the next instruction is skipped.



<b>Example</b>	<pre> HERE    JBC    0x9,3 CONT    MOV    A,@10 SKIP    ADD    A,0x10  Before Instruction: PC = address HERE  After Instruction: if R9(3) = 0, PC = address CONT if R9(3) ≠ 0, PC = address SKIP </pre>
----------------	---

### ■ CALL (Subroutine Call within one ROM Page)

<b>Syntax</b>	CALL k
<b>Operation</b>	PC + 1 → [Top of Stack] k → PC(9 : 0) R3(7 : 5) → PC(12 : 10)
<b>Status Affected</b>	None
<b>Description</b>	When invoking a subroutine call, the return address is pushed into the top of the stack first. Then the 10-bit address specified by “k” is loaded into PC (9 : 0). The Page Select Bits PS2, PS1, & PS0 (in R3, Status Register) are loaded into PC (12 : 10). The CALL instruction can only call program subroutine within one ROM page.

<b>Example</b>	<pre> HERE:     CALL SUBRTN CONT:     MOV  A,@10  Before Instruction PC = address HERE  After Instruction PC = address SUBRTN [Top of Stack] = address CONT </pre>
----------------	--

### ■ JMP (Unconditional Branch)

<b>Syntax</b>	JMP k
<b>Operation</b>	k → PC(9 : 0) R3(7 : 5) → PC(12 : 10)
<b>Status Affected</b>	None
<b>Description</b>	When invoking an unconditional jump, the 10-bit address specified by “k” is loaded into PC (9 : 0). The Page Select Bits PS2, PS1, & PS0 (in R3, Status Register) are loaded into PC (12 : 10). The JMP instruction can only jump a PC address within one ROM page.

<b>Example</b>	<pre> HERE  JMP  BRANCH Before Instruction PC = address HERE After Instruction PC = address BRANCH </pre> <div data-bbox="671 517 1369 649" style="border: 1px solid black; background-color: #ffff00; padding: 5px;"> <p style="text-align: center;"><b>NOTE</b></p> <p><i>Both PC addresses of HERE and BRANCH are within the same ROM page.</i></p> </div>
----------------	---

### ■ INT (Software Interrupt)

<b>Syntax</b>	INT
<b>Operation</b>	PC + 1 → [Top of Stack] 0001H → PC
<b>Status Affected</b>	None
<b>Description</b>	Invoke an interrupt subroutine. The return address (PC+1) is pushed into the top of the stack. The PC is set to 0x0001.

<b>Example</b>	<pre> ORG  0x001 JMP  SET_INT • • SET_INT: • •     RETI MAIN: • • • HERE  INT CONT  CLRA Before Instruction PC = address HERE After Instruction PC = 0001H [Top of Stack] = address CONT </pre>
----------------	---



### ■ PAGE (Switch PAGE of ROM)

<b>Syntax</b>	PAGE k
<b>Operation</b>	$k \rightarrow R3(6:5)$
<b>Status Affected</b>	None
<b>Description</b>	The page instruction is equal to the page select bits PS2, PS1, & PS0 (in R3, Status Register) which are loaded into PC (12 : 10).

<b>Example</b>	<pre> ORG 0x100 JMP BRANCH_1    ;"JMP BRANCH_1" instruction                   ;is within one ROM page  ORG 0x200 BRANCH_1: • • PAGE 1 JMP BRANCH_2    ;"JMP BRANCH_2" instruction                   ;is out of one ROM page,                   ;therefore, it needs to add                   ;extra instruction "PAGE k" to                   ;switch to another ROM page                   ;because the address of                   ;BRANCH_2 is located at second                   ;ROM page (0x400~0x7FF). The                   ;value of k is set to 1.  • ORG 0x500 BRANCH_2: • • </pre>
----------------	--

### ■ LCALL (Subroutine Call)

<b>Syntax</b>	LCALL k
<b>Operation</b>	$PC + 1 \rightarrow [\text{Top of Stack}]$ $k \rightarrow PC(12 : 0)$
<b>Status Affected</b>	None
<b>Description</b>	When invoking a subroutine call, the return address is pushed into the top of the stack first. Then the 13-bit address specified by "k" is loaded into PC (12 : 0). The LCALL instruction can call any program subroutine without the within one ROM page restriction.

<b>Example</b>	<pre> HERE:     LCALLSUBRTN CONT:     MOV  A,@10 Before Instruction PC = address HERE After Instruction PC = address SUBRTN [Top of Stack] = address CONT </pre> <div data-bbox="671 674 1374 808" style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p style="text-align: center;"><b>NOTE</b></p> <p><i>The program subroutine SUBRTN can call any PC address without the within one ROM page restriction.</i></p> </div>
----------------	---

#### ■ LJMP (Unconditional Branch)

<b>Syntax</b>	LJMP k
<b>Operation</b>	$k \rightarrow PC(12 : 0)$
<b>Status Affected</b>	None
<b>Description</b>	When invoking an unconditional jump, the 13-bit address specified by “k” is loaded into PC (12 : 0). The LJMP instruction can jump any PC address without the within one ROM page restriction.

<b>Example</b>	<pre> HERE LJMP  BRANCH Before Instruction PC = address HERE After Instruction PC = address BRANCH </pre> <div data-bbox="671 1440 1374 1574" style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p style="text-align: center;"><b>NOTE</b></p> <p><i>Both PC addresses of HERE and BRANCH can be located anywhere.</i></p> </div>
----------------	---



### ■ TBRD (Table Read)

<b>Syntax</b>	TBRD R
<b>Operation</b>	ROM[(TABPTR)] → R
<b>Status Affected</b>	None
<b>Description</b>	The TBPTL (low byte of ROM address pointer) and TBPTH (high byte of ROM address pointer) registers which are used to point to the ROM address; are set separately by switched HLB bit. Then TBRD instruction is executed to obtain the corresponding ROM code and put the code to the assigned Register R. The two partial code data are combined into one complete ROM code.

<b>Example</b>	<pre> CLR TBPTL CLR TBPTH      ;Point to ROM Address 0x0 BC HLB         ;Obtain low byte of ROM code TBRD 0x10      ;Place the low byte of ROM code                ;to Register 0x10  BS HLB         ;Obtain high five bits of ROM                ;code  TBRD 0x11 MOV A,@0x1F AND 0x11, A    ;Place the low byte of ROM code                ;to Register 0x11 </pre>
----------------	---